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rights; or
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STUDY OF FEASIBILITY OF SOLID STATE
ELECTRIC SWITCH GEAR FOR AIR AND SPACECRAFT
By E. Buchanan and D. Waddington
Martin Marietta Corporation
Denver, Colorado
SUMMARY
This final report defines the work accomplished to establish
the feasibility of a solid-state circuit breaker and transfer
switch for aircraft and spacecraft utilizing 270-volt dc power
systems.
The effort was divided into three separate tasks. Task 1
was to perform a theoretical and experimental study with the
objective of establishing and demonstrating the feasibility of
a solid-state circuit breaker and a solid-state transfer switch.
Task 2 required the detailed design of the breakers and switch;
and Task 3 included the construction, test, and final delivery
of breakers, switches, and test equipment.
The basic design requirements for both the breaker and the
transfer switch are identified as follows.
1) To operate in a 270 ± 27 Vdc circuit with a nominal
load current of 15 A;
2) To provide an automatic trip for overloads if the current
I in excess of 15 amperes lasts over 10 ms and the value
of I2 t exceeds 5 A2-s. The circuit has to be open before
I2 t = 30 A2-s and a current of 18 A has to be interrupted
before 92.6 ms;
3) The equipment must withstand a 300-V peak overvoltage
above line voltage of 10 Us duration;
4) The breaker is required to have a "try again" capability.
This requires it to reclose a programmable number of
times (from zero to nine attempts) with a programmable
time delay between attempts from 1 to 100 ms;
5) Forward voltage drop is defined as 2.5 V;
6) Life is defined as 1000 cycles of overload interruption;
I
7) External control is limited to 1 mJ of energy and the
control is ohmically isolation from the power circuit;
8) The transfer switch is required to open one circuit
before closing into the other.
Test requirements included:
1) Determination of the I2 t rating with respect to the ratio
of overcurrent to nominal current;
2) Response to voltage variations from 3 to 300 V;
3) Variations of action thresholds and delays as a function
of temperature from 0 to 50°C and down to -550 C and up
to 100°C;
4) Effects of number of operations at temperatures of 0,
25, and 500 C.
The report is divided into three sections to correspond with
the three phases of the contract. Section I identifies the
major area studied and leads up to the design of the final
circuitry, which is presented in Section II. Section III pre-
sents the results of the test program conducted on the breakers
and transfer switch.
The conclusion reached as a result of this effort is that
the design, development, construction, and operation of a high-
voltage circuit breaker and transfer switch using completely
solid-state components is technically feasible. Hardware is
now in existence to substantiate this conclusion.
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INTRODUCTION
Currently available conventional electric switch gear suffers
from limited reliability and from functional limitations. The
limited reliability stems from ingrained traditions of low-cost
mass production of electromechanical devices such as breakers and
power transfer switches. Inadequate quality control and reluc-
tance of production crews to adhere to rigorous precautionary
measures, such as continued maintenance of a clean room environ-
ment during the fabrication process, appear as one of the leading
causes of the limited reliability of these components. The
functional limitation consists primarily in the relatively slow
response time of circuit breakers--on the order of milliseconds
and more--and the need for manual operation of power transfer
switches. The latter entails unnecessary routing of power cables
to a central control point such as the cockpit of an aircraft.
Breakers should protect both the power transmission cables
and the solid-state circuits and their components that are
associated with the power system. To obtain this protection,
the breaker must interrupt the flow of excessive current before
it can damage critical elements in such associated circuits as
semiconductor components.
The objective of this contractual effort was to establish
the feasibility of solid-state switch gear in the form of circuit
breakers and power transfer switches. The switch gear is to
protect all parts of an electrical system by sensing overloads
and opening the circuit before currents can rise to destructive
values. The switch gear must provide remote control for open,
close, or transfer actions and must provide programmable re-
closure attempts in the event of an overload trip.
The scope of this effort included a study program and the
design, development, construction, and delivery of three circuit
breakers and one transfer switch for operation in a nominal
270-Volt 15-ampere dc circuit. Equipment tests were required to
verify that the operational requirements were achieved and to
determine performance variance with changes in voltage and temper-
ature. Test equipment design and construction was also required.
The continued and increasing complexity of modern aircraft
and the advent of manned spacecraft demand more attention to
safety of electrical circuitry than has been practiced in the
past. At the same time_,c6sts in terms of weight and volume as
well as dollars must be minimized. These requirements are
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demanding consideration of higher voltages to minimize wire
size, remote control to minimize wire length, and faster detec-
tion and reaction to protect equipment. The development of
solid-state switch gear provides a means of protection that
will operate many orders of magnitude faster than conventional
mechanical breakers. Solid-state breakers will perform thousands
of times more load current interruptions without requiring
maintenance, and they do not create arcing or hot gas during
operation. The development has potential application to such
programs as Shuttle, Large Space Station, and advanced perfor-
mance aircraft.
This work establishes the feasibility of solid-state switch
gear and defines a basic design with which system type tests
can be performed. System test can then determine those para-
meters of greatest importance for inclusion in a subsequent
design for air and/or space testing. Electrical performance
tests have been performed only in laboratory environments to
date.
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SECTION I
STUDY PHASE
The first phase of this effort involved a study program to
determine limits and capabilities of both system requirements
and some of the elements of component selection and circuit
performance that would be needed in the subsequent design.
Major portions of the study are presented.
System Considerations for Circuit Breaker Operation
A solid-state circuit breaker has the ability to open on
overload in microseconds as contrasted to seconds or milliseconds
for conventional magnetic or thermal circuit breakers. The
specific requirements of this breaker development contract are
reclosure within milliseconds after opening on overload and
attempting to reclose as many as nine more times. This places
specific requirements on the power source as well as the load.
The breaker can be made to operate with any power source, but
only those with fast response to changes in load current will
permit the capabilities specified for the breaker to be used.
A battery, or a source with a battery riding on it, meets this
criterion as does a fuel cell. Both of these are high-current
sources that offer a source impedance similar to that of a
charged capacitor. For high-frequency changes in current, such
as a current step function that might be caused by closing the
breaker into a direct short, the main current limiting is by
the series impedance of the current source.
In the case of a battery or fuel cell, this impedance will
appear more inductive for higher frequency components, but the
source will still be capable df almost unlimited current. Opera-
tion of a breaker with an inductive source such as an alternator
rectifier or a dc generator imposes other restrictions on the
breaker design. The current flowing in the source cannot rise
quickly in the event of a short circuit; therefore, it will
allow plenty of time for a breaker to open before current can
rise to destructive levels. However, with an inductive source,
the current will tend to flow even if the breaker does open,
resulting in a transient voltage which the breaker must be
designed to handle.
5
Although the power source with which the breaker was intended
to operate was not specified, the fast response time indicated
the use of a hard source such as a battery. This also appeared
to be the most demanding, with respect to opening before current
rise to destructive proportions, so a battery was used as the
design source for the breaker.
Irrespective of the impedance of the power source, there
will always be some inductance in the leads between the power
source and the breaker. In an effort to predict these inductance
values, an arbitrary length of 10 ft of wire of sizes that could
most likely be used to feed a 15 A breaker was chosen. The wire
data were computed for lightweight Kapton-insulated wire as used
for our space programs. The values computed are shown in table
I.
TABLE I.- INDUCATNCE, 10-FOOT WIRE LENGTHS
Wire size,
AWG Inductance, pH
0 3.82
2 3.96
4 4.08
8 4.36
12 4.78
16 5.08
18 5.15
The inductances of two-wire distribution systems were also
calculated for several wire sizes, since this wiring configura-
tion would produce the lowest inductance and thus the highest
rate of increase of fault current. These inductance values are
shown in table II.
TABLE II.- INDUCTANCE, 10-FOOT LONG WIRE PARIS
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Wire size,
AWG Inductance, pH
0 0.996
4 1.130
12 1.580
The calculated inductance of a pair of 12-gage wires was compared
with the measured value of 3.2 pH for two hand-twisted 12-gage
wires. This is in close agreement since the increase in separation
required to change the inductance from 1.58 to 3.2 pH is only
0.06 in.
System Command Control.- The complexity and number of circuits
that must be controlled in present-day aircraft and, conceivably
in future manned spacecraft dictate the necessity of an automatic
sequencer or possible computer control of circuit breakers. This
need is reflected by the specification for ohmically-isolated
commands of less than 1 mJ total command energy. It is possible
that any data bus providing command signals from a sequencer will
contain these commands in a data word of coded pulses or bits.
This word will have to be decoded and a discrete command then
transmitted to the breaker from the decoder. The 1 mJ command
appears to be adequate, but should also be fully used. An arbi-
trary pulse input chosen for this development was a 15-V signal
with time duration of 10 to 100 Ps. This pulse is shown in figure
1. Its power level, defined as the "design goal," is shown in
the curve of figure 2. This curve also shows the loci of both
power and current values to provide 1 mJ of energy. Indicated on
this curve is the present operating area for turn-on of the breaker
in terms of power. It is obvious from the location of this point
that redesign could maintain the input signal below the specified
value and still decrease the sensitivity to noise and spurious signal
turn-on by some orders of magnitude. Indicated in the figure are
cross-hatched areas for both power and current-voltage which would
be recommended design goals for future development.
Vp 90% ---- 90%
1 |10% - I\ - 10%
V1
ON OFF
13.5 Vp < 16.5 V
-0.5 V1 < 1.0 V
tON < 1.0 ps
tOFF < 1.0 us
10.0 < Y < 100.0 ps
Nlote: The current delivered at
V = 15.0 V shall be
greater than 50 mA.
Figure 1.- Input Command Pulse
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Commutation Circuits
Due to the high voltage requirements (270 ± 27 V) and the
nominal current of 15 A with overloads up to 45 A specified, it
was determined that a Silicon-Controlled-Rectifier (SCR) must be
used as the solid-state switching element. Selection of the
main-switching SCR involved a number of requirements which had
to be considered collectively. Comparison of capabilities was
not aided by the limited number of characterization tests per-
formed by the manufacturers and the broad tolerances reported
or neglected in their literature. Some of these are discussed.
High voltage was an initial requirement, as any conceivable
switching operation involved transients that were on the order
of three to five times the source voltage. Fast recovery devices
were essential to insure turn-off. This had to be accomplished
with a minimum of energy storage and/or loss. Fast recovery
devices were also necessary to comply with the fast recycle re-
quirement.
A minimum forward voltage drop was defined, but it was
further found that the voltage drop varied with current and
temperature, as well as value of gate current and physical size
of the chip within the device. Figure 3 shows voltage changes
both with increasing and decreasing current for a General Elec-
tric SCR, C154M. It can be seen from this figure that a device
of this type could appear as a noise source on a line if the
load current were fluctuating near a current level associated
with a considerable step in voltage drop.
The di/dt rating had to be considered as well as the impulse
current rating. The SCR capability must reflect the requirements
of the overall circuit in which the rate of current rise is
mainly a function of the series inductance. The dv/dt rating
was also a required consideration as both the transients of
commutation and those possibly occurring due to other switching
on the circuit, or from other-external sources, must not be
capable of gating the SCR on.
Finally, the thermal conductivity of the device--not only
from the case to a heat sink, but also from the chip to the
case--had to be evaluated to insure that up to ten overloads
could be accepted at a nominal ms rate. The General Electric
SCR, C156M, was finally chosen for the main switching applica-
tion.
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In order to turn off an SCR, it is necessary to reduce the cur-
rent flowing through it to a low value (sub-holding current), or
more preferably to a zero-current condition. This can be conven-
tionally achieved by applying a reverse potential for a time suf-
ficiently long to allow the device to recover its blocking capabil-
ity. The basic circuit for forced-commutation is shown in figure 4.
C
Vo Auxiliary SCR
Main SCR
Voltage _ To Load
S To LoadSupply
Figure 4.- Direct-Coupled Forced Commutation Circuit
The commutating capacitor is initially charged to V . When the
o
main SCR is to be turned off, the auxiliary SCR is gated on. This
applied a reverse potential to the main SCR. At first the capacitor
provides the reverse bias across the SCR and simultaneously absorbs
the load current. After the SCR current effectively ceases to flow,
the capacitor carries load current only until it is charged through
the load to source potential.
Figure 5 is a sketch of the SCR voltage and current Waveforms
during the turn-off intervals. The capacitor is discharged from the
initial value of V and charges to the supply voltage. In essence,
o
the required time for the main SCR to recover is the minimum per-
missible time for the capacitor to discharge from VO to zero. A
mathematical expression for this criterion can be expressed as:
I + I \t It
v = V -\ re) re r
c o C C
where I = load current, A
I = SCR reverse current
re
C = Capacitance, F
V = Initial capacitor voltage, V
o
v = Capacitor voltage, V
c
t = minimum SCR recovery time, s
r
t = SCR reverse conduction time, sre
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SCR Voltage
SCR Current re
0
v
Figure 5.- Typical SCR Wave Forms during Forced Commutation
Because the maximum reverse blocking voltage capability of an SCR
is very close to the forward blocking voltage, initial capacitor
voltage may be of the same order of magnitude as that of the
supply voltage. The minimum capacitance considered necessary
for forced commutation is expressed by
I(tr + tre) +(Ire tre)
V
s
where V = supply voltage, V.
s
For the solid-state switch gear, the maximum current under worst-
case conditions would be 50 A and the lowest supply voltage would
be 220 Vdc. For a maximum recovery time of 15 Us, the commutating
capacitor would be 3.41 pf.
This neglects the effects of the SCR reverse current, and the
condition that during the commutation interval, the load voltage
is the sum of the supply voltage and the capacitor voltage. To
overcome both of these problems an inductor could be used to
absorb the voltage difference between supply and load and to limit
the current during the reverse current interval.
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Figure 6 shows a classical circuit employing a series inductor-
capacitor network to turn off the main SCR.
Auxiliary SCR
L C
Load
Figure 6.- Classical Method for Forced Commutation of an SCR
The response after the SCR reverse current ceases to flow is taken
as
V +V
i = ° sin wt + I cos wt
o
where w = 1
and I
°
is the load current at the time of gating the auxiliary
SCR.
The optimum values1 of capacitance and inductance for this type
of circuit are:
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1For a complete analysis of this circuit see PrincipZes of
Inverter Circuits, Bedford and Hoft.
C = 0.893
L = 0.397
I t
o r
V
o
V t
o r
I
o
For the same conditions stated previously
C = 3.04 pF,
L = 26.2 pH.
This classical approach has the disadvantage of producing a voltage
spike at the output equal to the supply voltage, since the load
is in series with the L-C commutating network. Because any com-
mutating circuit, which utilizes a network in parallel with the
main SCR, will produce unacceptable voltage transients at the
load, it was considered necessary to use impluse commutation as
the means for turning off the main SCR.
The basic
a transformer
7.
approach to the impulse commutating circuit uses
to obtain reversal of potential as shown in figure
I
L1 o Main SCR
Figure 7.- Impulse Commutating Circuit with Transformer
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This impulse commutating circuit derives the commutation pulses
from the power source on gating the auxiliary SCR with Capacitor
C discharged, and, through transformer action, induces a voltage
in the circuit to oppose the supply voltage. The induced voltage,
in this case, is the transformed inductor voltage of the L-C
network. This inductor voltage is the difference between the
supply and capacitor voltages. Because the capacitor voltage
increases as the capacitor charges, the induced commutation
voltage pulse will decrease with time. When the capacitor charges
to where the commutation voltage pulse is zero, the commutation
effort is complete. During the remaining interval of time, for-
ward voltage is reapplied to the main SCR. The basic design
criterion of this circuit is to maintain a reverse potential on
the main SCR until it recovers blocking capability. Following
this period of time, the commutation circuit is permitted to
continue its cycle in order to "naturally commutate" the auxiliary
SCR off. At the end of such a cycle, the capacitor voltage will be
greater than the supply voltage. Therefore, it is necessary to
employ accessory circuits to discharge the capacitor. Because the
capacitor can charge to a potential, which can exceed the SCR
blocking capability, it is also necessary to limit the capacitor
voltage by clamping the capacitor voltage to supply voltage or to
parallel the capacitor with a resistor late in the commutation cycle.
These secondary circuits can impose requirements as stringent
as those of the principle main-SCR circuit because it is necessary
to observe the same design criteria in assuring that the auxiliary
SCR will have sufficient recovery time. It should be noted that
the auxiliary SCR has to conduct a commutation current that is
greater than the load current of the main SCR. This requirement
is due not only to response of the commutation circuit, but also
to transformation of the load current from the main SCR circuit
to the commutation circuit at the onset of the commutation cycle.
For the following analysis of the impulse commutating circuit,
all circuit parameters are considered to be ideal; the passive
elements are considered linear and lossless, and the remaining
elements are considered perfect switches. At the instant the
auxiliary SCR is gated on, the circuit response is:
V I MS
L2 + 1 (1)( S2 + L2 S2 +
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where I = load current in amperes, prior to gating the
0 auxiliary SCR
S = complex Laplacian variable
M = L1/L 2.
In real time,
i = Z sin ot + I N] cos Wt
Z0 o N2
where
1
o C '
N1 M
N2 L2
also
V = V - V cos wt + I Z
c o o
V
a
= V - V(N os t + I
a~ 
where V
c
V
a
(N2 )
N1 2 6s:
o No
in wt
= capacitor voltage,
= Main SCR anode voltage.
The value of t giving a maximum value for I Ct ) can be
m
found by differentiating equation (2) and setting the results
equal to zero. This gives
v N2
00 sN12) cos wt = sin Wt .Z I N m
o o
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(2)
(3)
(4)
Letting x = - ()and defining e = wt gives the following
o o
results:
tan e = x
x '
sin 6 = X
x2+1
cos e = x
x2+1
Substituting these values back into equation (2) gives
I = - sin e + I cos -
max Z o N2
o
= IN 1 [2 cos 0 + cos0]
o N2
N1 x 2 + 1 . (5)
o N2
Similarly, equations (3) and (4) can be differentiated to
find their maximum values. These do not occur at the t defined
m
above. It is found from the differentiation that both occur at
some t such that
n
x sin wt = -cos wt
n n
Defining % - wtn gives tan % = -l/x, which implies that
e = 8 + 7/2 (as expected in a pure reactive circuit), and
sin ~ =
vl +x 2
--x
cos = x 2
/1-+ X2
Substituting these back into equations (3) and (4) gives maximum
values for V and V
a c
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V (max) = V + I Z {x 2 + 1
V (max) = V + IZ ) x2 + 1
c o N2
Minimum values would occur at % + r if no switching intervened.
They are:
V (min) = V - I Z 0x 2 + 1
a o o
V (min) = V - IZ ) X2 + 1
The potential across the main SCR is essentially V because
the cathode of the SCR is held to zero when the SCR is reverse-
biased and the SCR is assumed to have regained its blocking
state when it is forward-biased. Also the reverse voltage at
the start of the commutating cycle is
Va (initial - reversed) = V -1 .
As the capacitor charges, the main SCR voltage-:reaches 0 V.
This occurs at some t < t . At this instant, V = 0, giving
q n a
[from equation (4)]
V + V(-) cos wt - I Z ( ) sin wt.
V N2 q o oN2 q
This can be manipulated to give
Cx (N2 ) cos wt - sin wt
-Y~j\N2/ ~j q q
/Ni \
or sin e = sin cos wt -cos 0 sin wt(N21= qsin 
= sin (e - Wt q)
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Solving for tq,
q
t = i7 sin-1 ( sin-l | 1 (6)
q Vx2+1 max2+1
[The last step is from substitution of equation (5).]
In terms of the same parameters,
I = I(max) = I ) x2 + 1 , (7)
Va (max) = V +I Z 0 x2 + , (8)
and V (max) V + IZ N) x2L +1 (9)
The design criteria for the circuit are based on limiting
the peak current in the auxiliary SCR to the rated value of the
SCR and insuring the minimum allowable recovery time for the
main SCR. The procedure for this approach utilizes the ratio
of the load impedance to the commutation circuit impedance as
defined below.
Using the maximum current rating for the SCR as a limitation,
the critical turnoff time, tq, can be derived from equation (6)
= sin- 1 - sin(1 ° 
LC x2+ 1 max
This expression is plotted in figure 8 as a function of x for a
ratio of
= 0.5
max
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Figure 8.- Optimizing Function for Critical Turn Off Time
for a Transformed Impulse Commutating Circuit
20
From this figure it can be seen that the maximum t for a given
LC produce is for x = 0.88 and t = 0.266 C .
q
For the operating voltage levels and currents
N1 /N2 = 1.5
L = 226 pH
C = 12.4 pF.
The current at time, tq, is at maximum; therefore, the inductor
must be designed to assure the derived value as a minimum for a
current of 100 A. Further analysis reveals that the capacitor
would see a maximum voltage of 1,307 V. For this reason, it is
necessary to modify the basic circuit by utilizing a clamping
network on the transformer in order to limit the capacitor
voltage overshoot to a value less than the capacitor rating.
Figure 9 shows the basic commutating circuit with modifi-
cations to meet the various design restrictions. The circuit
functions to limit the extent of the capacitor charge by clamping
the capacitor voltage to the supply voltage. When the capacitor
voltage exceeds the supply voltage by the breakdown potential
of the zener, SCR-3 is gated on, affectively clamping the capaci-
tor to the supply voltage. The inductor voltage will thus be
limited to the forward voltage drop across SCR-3.
. Main SCR
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Figure 9.- SCR Commutation Circuit with Auxiliary Circuitry
to Control Capacitor Voltages
The Auxiliary SCR is reverse biased by the potential differ-
ence between the supply voltage and the voltage across the
commutation capacitor; this is essentially the Zener diode
voltage. After a period of time sufficient to insure that the
Auxiliary SCR has recovered, SCR-4 is gated on in order to dis-
charge the commutation capacitor. This consideration imposes
the requirement for additional auxiliary circuitry as the time
for the capacitor to discharge will be short in comparison to
the time required for current flow to cease within the inductor.
In the further effort to reduce the size and weight of the
commutation circuit, it was noted that a precharged capacitor
would have considerable effect on commutation and, if charged
negatively at the onset of commutation, the reverse voltage
available to reverse-bias the main SCR would be the transformed
sum of the supply voltage and the initial capacitor voltage. As
a result, the length of time that the main SCR is reverse-biased
could be increased in comparison to the length of reverse-bias
time available with no precharging of the capacitor. Therefore,
for a fixed main SCR recovery time, it is possible to use a
precharged capacitor which has the advantage of requiring less
capacitance. Precharging the capacitor would additionally
reduce the required inductance value by permitting a more rapid
change in the current. This approach is analyzed below.
The resulting impulse commutation network is shown in
figure 10. As in the previous analysis, all circuit parameters
are considered to be ideal.
I
L. o
a -_- Main SCR
Auxiliary SCR
Load/\T, D
C ' -Vo
Figure 10.- Impulse Commutated Circuit using a Precharged Capacitor
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The initial charge on the capacitor is negative, -V , as
shown. After gating the auxiliary SCR, the current response is
V+V I S
I(0 + (10)
(S 1 )LC L
where I = load current before gating the auxiliary SCR, A
o
S = complex Laplacian variable.
In real time,
I (V + Vo) sin wt + I cos wt, (11)
Z o
where
Z = LC '
Also V = V - (V + V ) cos wt + IoZ sin wt
where V = the capacitor voltage.
c
The potential across the main SCR is V because the cathode
c
is clamped to zero during the reverse voltage interval and the
SCR is assumed to have recovered its blocking ability during
the forward voltage interval. The maximum reverse voltage at
the onset of commutation is
c(max reversed) o
As the capacitor charges, the main SCR voltage rises to
zero. When it reaches zero,
t = t
q
V =0
c
or V = -(V + V0 ) cos wt + I Z sin wt (12)o ~q 00o q
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V +V
o
Let x = I Z
o o
sin 8 =
1+ 
Cos =
+x2 1
V
V+V
o
Making the above substitutions yields
sin (e - Wtq) = P sin 0. (13)
Solving for t
t = kVL [sinl - sin 1 (14)
q I xi2 n+ - x2 + 1
P
x
in terms of the same parameters:
I = I x2 + 1 (15)
max o
V(ma = x) + (V + V) (16)
V = V - (V + V ) + 1(17)
c(min) x
= 1 x + 1 (18)
V Px
If the critical turn-off time is expressed from equation (14) as
a function of this criterion, the critical turn-off time is
t I
q = sin 1 ( X2 - sin1 V - V (19)F_ ( V1 + - c(min)
Because the second term in this equation is a fixed value, the
maximum critical turn-off time would be obtained by using a
large value of x. However, the maximum value of current imposes
the limit of I /I = 2.0.
max o
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Thus, x = F
and for V
c (m i n ) = 500,( )
V = 395 V.
0
Solving for the critical time
t = (0.685) LC .
For the operating voltages and currents:
L = 175 pH,
C = 2.74 pF.
The current at time, t , is 94.7 A. This is the maximum current
value at which the inductance of 175 pH must be specified.
V is not 1,104 V.
c (max)
Both of the commutation circuits described above had the
disadvantage of imposing commutation transients between the
high and low sides of the line so these would appear across
any other loads that might be connected to the same source. In
order to avoid this transient generation effect, another commu-
tation circuit was developed. This new circuit performed the
commutation function with respect to a separate commutation
bus, which was only referred to power supply common for purposes
of initial charge of the commutation capacitor. This circuit
was the one finally used, and is described within Section II.
Inductor Design
Considering both system parameters and operational factors
of commutation circuits, we find that an inductor is essential
both to limit the rate of current rise due to a fault and, also,
to store energy during the commutation cycle. The inductor
design required special consideration because of the minimum
weight requirement. Therefore, a significant effort was put
forth to optimize the design. The technical objective was to
have a minimum weight inductor with at least 175 pH inductance
at a current of 95.0 A, and a dc resistance of less than 0.0333
ohms.
25
Various types of core materials and core configurations
were considered. From a weight consideration only, it has been
found that the cut "C" core provides the lowest weight for the
given inductance and resistance required. To facilitate the
design, the iron losses were considered to contribute negligible
resistance effects and the acoustical problems normally encountered
with laminated cores at the frequency of this application were
not considered relevant.
The technical approach was to select a core, calculate the
turns required for the inductance, and then ascertain the amount
of copper conductor that could be fit into that core. The losses
and weight were then calculated for the complete design. The
results of the effort are shown graphically in figure 11 for
various cores that would closely fulfill design requirements.
Off-designs are also shown to display the trend.
The inductor used for the breadboard circuit is also shown.
This inductor was not the minimum weight because the bobbin used
for the core was oversized. This did not permit full window-
area utilization, and the mean length of the turns was excessive.
The core used for the final design was one manufactured by
Arnold Engineering.
Current Sensing
It is generally desirable to perform current sensing in a
lead at or near ground potential. In the development of a circuit
breaker, there is no previous knowledge of whether the breaker
will be used in a system that uses return wires, either grounded
or floating, or even in a system using a structural return. For
this reason, it was considered essential that the current sensing
be accomplished in the high-potential lead.
A first approach used a Hall effect device for current sensing.
The Hall device has a number of particular advantages. First,
it operates by means of magnetic field so it could be electrically
isolated from the 270 Vdc power circuit. Second, such devices
have fast response times, so they could conceivably be used to
sense fast-rise currents. Third, the operational principle is
that of transferring a bias current or exciting current, which
is proportional to the magnetic field in which it is placed,
thereby acting as a multiplier. If two Hall devices were used,
and the first had its output suitably amplified so it could be
used as the bias-current source for the second, the I2 t fault
sensing could be accomplished automatically. Figure 12 depicts
this approach.
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I
IBias current
Hall detector
Amplifier
I = 15
I
max
18 - 45
i7
i
"C" core
L Integrator
Amplifier
I >15 Enable
< 15 Reset
Comparator
I2t = 5
Comparator
hzzID- Trip
Comparatc
Figure 12.- Hall Effect Detector with Overcurrent Trip Circuits
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or
The first portion of this circuit was built in breadboard
form using a commercially available Hall device; the detector
was mounted in the air gap of a split "C" core, which also
served as the core for the commutation inductor previously
discussed. The requirement for operation over the temperature
range from -55 to +1000 C demanded that the bias current be com-
pensated since both the gain of the device and the residual
offset voltage vary as a function of temperature. The bread-
board then incorporated a current control and a temperature
sensing feedback circuit to control the current. This circuit,
shown in figure 13, was built and tested over the temperature
range and proved to be an adequate current detector.
B
Bias current
Amplifierll AmplifierHall
detector
Amplifier
Temperature
sensor
Figure 13.- Temperature-Compensated Hall Detector
Tests were then made on a second Hall detector, which directed
the approach toward the current squaring technique. At this time
it was found that in standard production of Hall devices, the
units varied considerably in gain, offset voltage, and tempera-
ture coefficient. Consultation with the manufacturer indicated
that the cost of procuring detectors to more rigorous specifi-
cations was prohibitive. On the other hand, the cost in both
time and parts for calibrating each detector and then custom
building compensation networks and amplifying circuits for each
detector was also prohibitive. The plan to use a Hall effect
current sensor was, therefore, dropped.
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Conventional shunts have been used to measure current for
years. However, when a shunt is to be used to measure a fast-
rising current, consideration must be given to the inductance
associated with the shunt or the current-sense indication will
be in considerable error. The voltage across a shunt is effec-
tively represented by
VS -I(R + XL)
Because the reactance term-is frequency-dependent, particular
care must be given to finding a shunt with low inductance. A
shunt has the disadvantage of providing resistive losses. Since,
as previously outlined, the current-sensing had to be accomplished
in the high voltage lead, the shunt offered a further disadvantage.
Connecting the shunt directly in series with the high voltage lead
necessitated operating all associated circuitry at a nominal 270 V
above ground potential. If the shunt were to be operated ahead
of the main SCR, it would have to measure all currents and tran-
sients caused by commutation. If the shunt were to be operated
on the load side of the main SCR, it would be at the 270-V poten-
tial when the breaker is closed and would essentially drop in
potential to that of the return lead when the circuit breaker
was open.
A shunt was found that provided characteristics considered
suitable for use with the breaker. The shunt, maunfactured by
T and M Research of Albuquerque, New Mexico, had been developed
by the manufacturer for the AEC. The coaxial shunt construction
minimized inductance. The tubular resistance element is of a
manganin-type alloy to minimize temperature changes; a change of
0.3% is experienced over the entire military temperature range
(-50 to 1000C). This shunt, procured at a nominal resistance
of 5 mQ with an inductance of approximately 2.65.x 10-6 lH, is
used in the final design of the solid-state breaker described
in Section II.
The change from the Hall device to a current-sensing shunt
necessitated design of new circuitry to achieve squaring of the
current sense voltage in order to achieve the I2 t function.
Monolithic and hybrid transconductance multipliers were con-
sidered. These are relatively expensive and do not possess
particularly stable temperature characteristics. The require-
ment for fast response to a current transient also appeared to
be a limitation. Other squaring circuits that were considered
used the following types of multipliers--diode logarithmic,
photocell, pulse height/pulse width, magnetostrictive, and piece-
wise linear multipliers. Simultaneous with the evaluation of
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squaring methods, consideration was directed toward the true
meaning of the specification for the I2 t function. I is defined
as the current through the breaker and t as the time after nomi-
nal current is exceeded. This specification stated that the
breaker should not open before the I2 t value = 5 A2-s, the
breaker should be fully open before an I2 t value of 30 A2-s is
reached. It was obvious that the 12 value could not be inte-
grated indefinitely, but that this value must be integrated only
for that time interval when I exceeded 15 A or some slightly
greater value. This condition has been indicated in figure 12,
in conjunction with the Hall device. Further consideration
indicated that the I2 t (in reality the integral of 12 dt) was
directly related to the I2R dissipation in conductors over the
integration time interval. R represents the resistive loss in
the conductor. For operation with a 15-A breaker, it must be
assumed that the wiring is designed to adequately dissipate
(15 A)2 R Watts, continuously. The circuit must, therefore, be
able to dissipate this amount of heat as a minimum, during any
period of overload where excess thermal energy is being accumu-
lated.
This approach toward current sensing involved the expression
f (I2 - 152) dt. This integral provides for the exptected normal
cooling and also permits the electronic integrator to discharge
back to zero following an overload without imposing the require-
ment for additional reset circuitry. The actual circuit used
prevents negative integration when the actual load current is
less than 15 A.
It was apparent that the above..integral expression, which
provided for heat dissipation, could not arbitrarily be equated
directly to the 5 and 30 A2-s limits as the critical times of
10 and 92.6 ms required in the specification could not be
satisfied. Nor could this integral expression be arbitrarily
solved for the critical times and equated to new I2 t limits
without moving out of the required response range. As an
example, curves showing the response of (I2 - 152 )t = 2.75 and
9.16 A2 -s are shown in figure 14. The area bounded by the
heavy solid lines defines the limits of response defined by the
contractual requirements.
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t = 9.16
t)= 5
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Current, A
Figure 14.- I2 t Limits and Prototype Response
The final sensing and integration was evolved by relating
the desired thermal protection to the intent of the contract
specification. Additional factors relating the overall component
weight and total circuit complexity were considered strongly.
Thus, the final circuit for current sensing used a linear offset
integrator that provided an approximation of the squaring function.
This provided a response well within the limits of any of the
curves of figure 14. As a verification, the response of the
later prototype circuit breaker is also indicated in figure 14.
This final circuit as used in the breaker is described in greater
detail in Section II.
Logic Circuitry
The originally conceived logic requirements for the circuit
breaker were minimal in supporting the requirement of counting
from zero to nine recycles and inhibiting turn on of the circuit
breaker if the recycle count were exceeded. Likewise, the pro-
vision of a variable time interval between trip and reclosure
of the circuit breaker was conceived to be a simple requirement.
The possible necessity of inhibiting turn on until completion of
commutation capacitor precharge was anticipated.
When the complete breaker operation was evaluated, it was
found that the logic functions were much more complex and in-
volved. Logic provisions had to be included to--
1) Provide the singal to turn on the main SCR subsequent to
an ON command. This had to be delayed until functions
(2) and (3) had been completed.
2) Sense that the power supply was operating, that it had
attained full operating voltage, and that it had remained
at full operating voltage long enough to precharge the
commutation capacitor.
3) Send a reset signal to all logic to insure initial state
of the logic.
4) Provide a programmable recycle count from zero to nine
recycles.
5) Provide a cycle timer programmable from 1 to 100 ms.
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6) Provide a recycle count reset for logic clearance in
the event a transient overload occurred and cleared.
7) Provide a time delay prior to counter reset. (2 minutes
were estimated as being a suitable time interval for
ensuring circuit cooling following an overload.)
8) Receive a manual open command and, subsequently, initiate
the functions outlined in (9) and (10) following.
9) Initiate the commutation cycle following an open command.
10) Turn off the power supply following either an open command
or the programmed number of reclosure attempts, resulting
in an automatic lock-open of the circuit breaker.
11) Send a signal to the power supply to turn on a continuous
gate to the main SCR following the close command, and to
similarly turn off this continuous gate on initiation of
a commutation cycle by either an overload or open command.
Capacitor Precharge and Recharge
It has been previously noted that the commutation capacitor
must be fully precharged before turning on the main SCR and,
thus, closing the circuit breaker into a load. The possibility
exists that the main SCR might close into a short-circuit or
other load fault condition; as a consequence, all necessary con-
ditions for assuring commutation must exist before the main SCR
is gated on. Since the commutation capacitor must be precharged
using negative voltage, the logical solution is to provide an
isolated output from the internal power supply of the circuit
breaker for this purpose.
Charging circuitry for the commutation capacitor must be
capable of withstanding the high voltage occurring between the
commutation capacitor and the charging source during the commu-
tation cycle. Various LC filter approaches were investigated
for allowing precharge and at the same time keeping high voltage
commutation transients out of the breaker power supply. All such
approaches were found to be impractical. The most satisfactory
approach to this problem is shown in figure 15 and is the one used
in the final breaker design. This incorporates the following
considerations.
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SCR 1
+270 Vdc input
-270 Vd
T1
Constant current
source
+
Ic common
Figure 15.- Recharge Isolation Circuit Functional Diagram
1) Sensing of commutation capacitor voltage is accomplished
by sensing the voltage appearing on the COMMUTATION BUS
(the common connection of one terminal of the commutation
capacitor to SCR2 cathode, SCR3 cathode, and SCR4 anode),
essentially with respect to 270 Vdc COMMON.
2) The negative charging output of the breaker power supply
is used with additional circuitry as a constant-current
source for precharging the commutation capacitor. A
switch used in the negative output of this constant
current source is effectively openedduring the commuta-
tion cycle, isolating the-charging source from the com-
mutation bus during the high voltage portion of the com-
mutation cycle.
3) The isolation switch is driven by the voltage sensing
network through a gate that closes the isolation switch
during the precharge interval, opens the isolation shortly
after the onset of a commutation cycle, and recloses the
isolation switch after commutation is accomplished and
toward the end of the commutation cycle.
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A Delco DTS-804 transistor was selected to serve as both current
source and isolation switch. Driving circuitry for the DTS-804
serves to sense voltage as described above, and provides appro-
priate base bias for the DTS-804. The operation of this circuit
is described in greater detail within Section II.
Precharging of the commutation capacitor is one of three
considerations that must be directed toward capacitor charging.
After this capacitor has been charged, circuit leakage princi-
pally through SCR2, SCR3, and SCR4 provides a discharge path.
The precharge circuit described in figure 15 was also used to
provide sustained charging compensation for leakage losses
during intervals of no commutation. The precharge circuit (now
the recharge circuit) accomplished the provisions for the above
two considerations simultaneously. The third consideration posed
a problem somewhat different in nature.
Additional energy losses are sustained within the commutation
circuit during the commutation cycle. Although these losses can
be controlled to the extent that commutation for one cycle will
not be jeopardized, consideration of a sustained number of
rapidly recurring commutation recycles revealed that these losses
could become rather excessive, to the point that commutation
circuit energy decay would inhibit further commutation capability.
This consideration imposes the problem of rapid recharge of
the commutation capacitor following each commutation cycle. This
limited time-interval recovery places a considerable power demand
upon the recharge power supply in order to sustain peak power
requirements during recharge. Rather than build a circuit breaker
power supply possessing this power capability, an alternate
approach was attempted. This approach, shown schematically in
figure 16, imposes no requirement for power upon the breaker
power supply.
The description of the circuit shown in figure 16 follows.
When SCR2 is gated on, initiating commutation, diode D2 is
reverse-biased until the SCR2 cathode voltage reaches zero with
respect to 270 Vdc COMMON. In the interval between achievement
of zero voltage on SCR2 cathode and the gating of SCR3, capacitor
C2 charges through diode D2, causing extra current to be drawn
through the commutation transformer primary. SCR3 is gated on
at the time the commutation capacitor voltage is zero (commutation
bus voltage with respect to 270 Vdc COMMON is at source voltage)
and the commutation transformer (primary) current is at maximum.
Leakage inductance in the commutation transformer causes SCR2 to
become reverse-biased for a brief period of time, after which
SCR2 remains OFF, for the remainder of the commutation cycle.
As a result, diode D 1 isolates capacitor C2 from the commutation
circuit.
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+270 Vdc input T1SCR 1
Cl
SCR 4 x SCR 2
D1
D2
D4
~~~~D3 ~C2 R
-270 Vdc common
Figure 16.- Commutation Circuit with Auxiliary Capacitor Quick Charge Approach
The extra current in the commutation transformer, caused by
C1 charging, has stored sufficient additional energy in the
inductor to offset circuit losses. The inductor current charges
the commutation capacitor through SCR3 to a maximum voltage. At
this point, SCR4 is gated on and the oscillation continues until
the capacitor voltage reaches a peak voltage of the opposite
polarity. (Zener surge suppressor D4 is included to insure that
multiple commutations do not result in raising the peak voltage
on the commutation capacitor above the voltage rating.) C2 then
discharges through R1 in time for the next commutation cycle.
This circuit was tested, with performance similar to that
expected. There were found to be several disadvantages to this
type circuit:
1) The length of time during which SCR2 is reverse-biased
is dependent on the size of C2. If this capacitor is
made large enough to compensate for worst-case circuit
losses at -500 C, the reverse-bias time available for
SCR2 is very close to worst-case minimum. Hence, SCR2
may not reliably turn off. Attempting to increase this
reverse bias time through increase of leakage inductance
in the commutation transformer increases circuit losses
and imposes a requirement for a large value for capacitor
C2. The net result is that the reverse-bias time avail-
able for SCR2 is not appreciable affected.
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2) Because operation of this circuit depends upon leakage
inductance as a parameter, and because source impedance
characteristics cannot be generally defined, it was
impossible to predict the effect of unknown source
impedance upon the operation of the commutation circuit.
3) Energy losses cannot be entirely compensated because the
compensation circuitry itself added energy losses to the
commutation circuit, in the process of increasing the
inductor current during commutation.
Considering the above disadvantages led to the decision to
terminate further effort involving this quick-recharge scheme.
Attention was again directed toward deriving the necessary re-
charge energy directly from the source through the power supply
of the circuit breaker.
The next approach was to design a high-current version of the
previously discussed precharge circuit. However, the required
charging speed and resultant charging currents involved indicated
that six of the DTS804 transistors would have to be operated in
parallel. Circuit complexities for stable operation, together
with the increase in power dissipation which could create problems
when the circuit breaker would be operated at elevated tempera-
tures indicated this approach to be impractical. In any event,
the circuit breaker power supply would have to possess much
greater power capability, necessitating either a redesign of
the circuit breaker power supply or the incorporation of an
auxiliary power supply for driving the fast recharge circuitry.
The third approach to the fast recharge circuit appeared to
be the most practical, and is shown in figure 17. It will be
noted from this functional diagram that the voltage sensing and
decision circuitry close S1, S2, and S3 in sequence at different
voltages in order to approximate a constant current source of
1.5 A, operating similarly to the precharge circuit described
previously. The DTS-804 transistors are used as switches, rather
than as current sources, reducing the amount of thermal dissipation.
This allows the use of three DTS-804 transistors instead of the
previous six.
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SCR 1
+270 Vdc input
Voltage Decision -
sensing I -- logic
- O 0+
185 Vdc power supply
Figure 17.- Functional Diagram, Quick Recharge Circuit
Three steps are required to allow recovery of worst-case
losses with peak currents in the safe operating region of the
transistors. Switch S1 closes when the commutation capacitor
is within 150 V of full charge. S2 closes at 75 V, and S3
closes when the commutation capacitor is similarly within 21 V
of full charge. R1 is 100 ohms, R2 is 88.7 ohms, while R3 is20 ohms. A schematic diagram of S2 with voltage sensing and
decision circuitry is shown in figure 18.
With the exception of resistance values, S1 and S3 are
identical to S2. This circuit requires a power supply capable
of delivering 1.5 A at 185 Vdc, and bias supplies capable of
delivering +14.5 V ± 41% at zero to 0.78 A and -14.5 V ± 41%
at zero to 150 mA. This approach requires the redesign of the
breaker power supply, or the incorporation of an auxiliary
power supply to provide operating power for this circuit.
Only one section of this circuit was breadboarded and
tested to confirm its operation. Although this circuit offered
the complete solution to the commutation capacitor recharge
problem, it was decided not to incorporate it in the final
design as the construction schedule did not permit the power
supply, heat sink, and case redesign that was required. The
circuit provided was adequate to demonstrate feasibility although
with some reclosure rate limitation.
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T1
To commutation bus
-14.5 V 14.5 V +14.5 V -185 Vdc
common
Note: +185 Vdc return connected to 270 Vdc Common.
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
Rll
CR1
CR2
CR3
CR4
Al
Q1
Q2
Q3
301 K ohms
26.7 K ohms
1,150 ohms
24.3 K ohms
1,820 ohms
4,750 ohms
84.5 ohms
3,240 ohms
10.5 ohms
2,100 ohms
88.7 ohms (Dale RH-50)
1N823A
1N4148
3.3 V Zener
1N4148
1jA741
2N2222A
PNP
DTS-804
Figure 18.- Electrical Schematic for Switch
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SECTION II
DESIGN PHASE
During this phase of the effort, the final design of the
breaker configuration was accomplished. The important design
details used in fabricating the breakers that were tested and
delivered are outlined.
The following drawings are referenced during the course of
this discussion and are included in Appendix A.
Figure No. Title
42 Assembly - Solid State Circuit Breaker
43 SSCB System Block Diagram
44 SSCB System Functional Diagram
45 SSCB System Wiring Diagram
46 SSCB Analog and Logic Schematic Diagram
47 SSCB Gate & Recharge Isolation Schematic Diagram
48 SSCB Power Supply Schematic Diagram
General Description
The logic-controlled solid-state circuit breaker (SSCB) is
mechanically composed of a main frame assembly, and the three
etched-circuit board assemblies that follow--
1) Power Supply Circuit Board,
2) Gate and Recharge Isolation Circuit Board,
3) Analog and logic Circuit Board.
The Main Frame Assembly contains the discrete elements of
the commutation circuit, including commutation capacitor C1,
commutation transformer T1, main SCR1, and auxiliary commutation
SCRs--SCR2, SCR3, and SCR4. The power supply circuit board,
Part No. 042, contains the power supply elements necessary to
provide operating bias for the transistors and integrated circuits
used in the SSCB, and also contains circuitry to provide power
for commutation capacitor C1 recharge circuitry. This circuit
board is nearest the main frame assembly.
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The gate and recharge isolation circuit board, Part No. 043, 
is mounted above power supply circuit board on four spacers. 
The analog and logic circuit board, Part No. 035, is, in turn, 
mounted on spacers; and is located above the gate and recharge 
isolation board. Shielding, in the form of a full-size circuit 
board shield, is located between the analog and logic board and 
the gate and recharge isolation circuit board. Figures 19, 20, 
and 21 are photographs of the solid-state circuit breaker. A 
detailed theory of operation for each of the above elements of 
the SSCB follows in the above outlined order, with an overall 
description of the functional operation of the entire SSCB 
subsequently provided. 
Figure 19.- Logic Controlled Solid-State Circuit Breaker 
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• 
\*i«-/-;-
•p 
Figure 20.- Solid-State Circuit Breaker, Covers Removed 
Figure 21.- Solid-State Circuit Breaker, Open Assembly 
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The basic commutation circuit is shown in figure 22. This
same circuit can also be seen in relation to the complete system
in the system block diagram and the system functional diagrams,
(fig. 43 and 44 in App A), respectively. Assume SCR1 to be gated
on, carrying load current, with capacitor C1 precharged to
approximately 450 volts in the polarity indicated.
From
source
C1 _
SCR1L1
O
SCR2
Figure 22.- Basic Commutating Circuit
In the event the SSCB receives a MANUAL OPEN COMMAND or a
fault condition is sensed, SCR2 is gated on at time, to, as
shown in figure 23. This gating of SCR2 causes SCR2 to conduct,
subsequently dumping the charge on commutation capacitor C1 across
the commutation transformer, T1, primary winding (L1). As a
result, the anode of SCR1 is driven rapidly negative, thus ter-
minating SCR1 conduction. This breaks the SSCB load current,
effectively opening the SSCB.
The current flowing through L1 immediately prior to time, to,
is now diverted by SCR2 conduction, as is shown in the capacitor,
C1, current waveform of figure 23. As capacitor C1 discharges
through SCR2 and L1, the negative anode voltage applied to SCR1
decays going through zero voltage at time t1. In the period
following tl, SCR1 is biased in the forward blocking state as SCR1
anode voltage increases positively.
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Figure 23.- Principal Waveforms of Commutating Circuit
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At time t1 the commutation capacitor C1 voltage has been
decreasing from maximum negative value (at time to ) and continues
to decrease until C1 voltage goes through zero at time t2. Induc-
tor current in L1 is now at maximum value. SCR3 is gated on at
this point, enabling current flow through commutation transformer
winding, L2. L1 and L2 have essentially the same number of turns,
so that, with the same magnetic field, the current rapidly drops
to approximately one-half the peak value of current. The period
of oscillation for the commutation circuit (C1, L1, L2) is now
approximately doubled, beginning with time t2. C1 voltage,
rising in the positive-going direction, now appears across L1
and L2 in series. Half of this voltage appears across SCR2 as
reverse bias, turning SCR2 off. This voltage is approximately
equal to the voltage across SCR1. Note that this SCR1 voltage
is approximately half the value it would have reached if SCR3
did not conduct. This conduction of SCR3 thus permits lower
voltage ratings for SCR1.
As oscillation continues, the commutation current (capacitor
C1 current) goes through zero and SCR4 is gated on at time, t3 ,
capacitor C1 is charged to a voltage that represents the energy
of the initial C1 charge, plus the energy stored in the commu-
tation inductor L1 at time, t0, neglecting circuit losses.
At time t4, the capacitor C1 voltage is again going through
zero in the negative direction, the voltage across SCR1 is back
down below source voltage, and SCR4 is carrying maximum current.
By time t5, capacitor C1 is nearly recharged (neglecting circuit
losses), SCR4 is turned off, and SCR1 anode voltage returns to
source voltage.
Circuit loss compensation during commutation is accomplished
by recharging capacitor C1 during the latter portion of the
commutation cycle, beginning this recharge following time t4 and
continuing recharge until C1 is fully recharged. The entire
commutation cycle requires less than 0.5 ms, neglecting some
additional recharge time required, and occures with minimum
reference to the return circuit of the power source (with excep-
tion of recharge), in order to create minimum transient disturb-
ances.
Gate circuitry, for operating SCR1, SCR2, and SCR3, together
with commutation capacitor C1 recharge circuitry is located on
the gate and recharge isolation circuit board. The SCR4 gate
circuit components are located on an epoxy-glass panel structure
within the main frame assembly. This panel structure also pro-
vides mounting and connection facilities for the auxiliary
commutation SCRs, as well as for the current sensing shunt, R.
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Power Supply Assembly
The power supply for the SSCB provides the following outputs.
1) Regulated outputs of +12 Vdc and -12Vdc for operating all
analog and logic circuitry;
2) 200 Vdc unregulated output for operation of commutation
capacitor C1 recharge circuits;
3) SCR1 continuous gate output voltage, for providing
continuous gate drive to SCR1, enabling SCR1 to remain
in the conduction state, even with application or in-
terruption of small-value load currents.
Refer to figure 48 in Appendix A.
It should be noted that all power supply designators are in
the 101 through 199 series although the schematic shows only the
significant digits under 100. When 270 Vdc input is applied to
the SSCB, the power supply starting circuits, consisting of tran-
sistors Q101 through Q105 and Q115, are energized from approx-
imately 6 V bias derived from Zener diode CR101 and associated
circuitry. The power supply switching transistors Q106 and Q107
are simultaneously supplied with 270 Vdc.
Application of MANUAL CLOSE COMMAND to terminals E102 and
E103 causes switching of the single-shot multivibrator (Q101 and
Q102) which, in turn, through Q103, drives Q115 to the on state,
enabling the power supply starting circuit composed of transis-
tors Q104 and Q105. The resultant switching of transistors Q104
and Q105 is coupled to the main switching circuit (Q106 and Q107)
of the power supply through timing transformer T102, maintaining
drive for this main switching circuit during the startup interval
until adequate feedback drive is attained for transistors Q106
and Q107 to continue switching.
The outputs of transformer T103 are fed to rectifier circuits
which derive each of the dc outputs. Approximately 18-V unregu-
lated dc is fed to each of the 12-V regulators (Q108-Q109 and
Ql10-Qlll) for providing +12 Vdc and -12 Vdc outputs, respectively.
Continuous gate output is derived from rectifiers CR19 and
CR20, and is controlled by external logic input (SCR1 continuous
gate command) fed to terminal E112. This' external logic input,
in high state, enables continuous gate output from the SSCB power
supply. Transistors Q112 and Q114, controlled by external logic
input, provide enabling/disabling switching for the continuous
gate output.
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The recharge voltage (approximately 200 Vdc) for the recharge
isolation circuit, derived from bridge rectifiers CR21 through
CR24, is fed directly to the power supply output terminals, E106
and E107.
The SSCB power supply is disabled by an external logic signal
fed to terminal E113 (POWER SUPPLY OFF COMMAND). Transistor Q113,
driven by Q116, provides saturation current to the control winding
of transformer T102. When the logic input is in the high state,
transformer T102 core is saturated, disabling the switching of
transistors Q106 and Q107, until the SSCB power supply output
voltages decay and no further switching can occur.
SCR Gate and Recharge Isolation Circuits
Reference is made to figure 47 in Appendix A. As mentioned
previously, all gate circuit designators are in the 200 series
although only the significant digits are shown on the sche-
matic.
The operation of the SCR1 and SCR2 gate circuits is nearly
identical, with the exception of the respective comparator inputs,
A201 and A202. SCR1 GATE ENABLE signal, derived from the logic,
is fed to terminal E202. (This is the same logic signal that
controls the SCR1 continuous gate output from the SSCB power
supply.) This gate enable logic signal, fed to the inverting
input of comparator A201, enables the firing of SCR1 gate when
switched from low to high state. The resultant output of com-
parator A201 switches to the low state,-producing base:drive to
transistor Q201. The firing pulse generated in the Q201 collector
circuit is coupled to SCR1 gate through transformer T203.
Three separate input signals are fed to comparator A202
through terminals E205, E206, and E217 (I
L
trip input, 12 trip
input, and OPEN COMMAND, respectively). The two TRIP INPUT
commands are logic signals derived directly from the analog
fault current sensing circuitry. The OPEN COMMAND INPUT signal
is derived directly from the logic portion of the analog and
logic circuitry. The switching of either of these three inputs
to high state causes the output of the A202 comparator to switch
to low state, producing a gate firing pulse for SCR2 in the same
manner as outlined above for generation of the SCR1 firing pulse.
The gate firing pulse coupled to SCR2 causes SCR2 conduction,
which initiates the SSCB commutation cycle.
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Magnetic core reset for transformers T201 and T202, which
are square law responses, is accomplished by deriving a small
reset current from the 270 Vdc input through resistor R214, and
applying this current to the reset windings of transformers T201
and T202. This bias tends to prevent undesired triggering due
to noise.
The SCR3 gate circuit is somewhat more complex in operation.
A secondary winding on the main commutation transformer, T1, is
connected to terminals E212 and E213, providing driving voltage
for the SCR3 gate circuit. When SCR2 is fired, a single gate
pulse is simultaneously fed to the gates of SCR201 and Q203 [a
programmable unijunction transistor (PUT)]. The conduction of
SCR201 enables charging of capacitor C206, the charging current
being supplied by the positive voltage developed across the
commutation transformer secondary upon initiation of the commu-
tation cycle. The same pulse which enables conduction of SCR201
also serves to inhibit premature gating of the PUT (Q203), this
gate is being initially held at a higher positive potential than
the Q203 anode. The decaying sinusoidal voltage applied to the
gate of Q203 causes firing of the PUT following the time at
which the voltage of terminal E213 (with respect to E212) has
decayed to zero and is going negative. This corresponds to the
time immediately following the point where the voltage across
the commutation capacitor C1 has decayed to zero (at time t2,
fig. 23) and SCR3 forward conduction can be enabled by a gate
pulse. This conduction of SCR3 sustains the commutation cycle
as previously described. SCR202, enabled by the PUT (Q203),
serves to enhance the SCR3 gate firing pulse.
Components for the SCR4 gate circuit are located within the
main frame assembly, as described previously. SCR4 gate drive
is obtained in the correct sense from a secondary winding on
the main commutation transformer T1, which produces a sustained
drive for the SCR4 gate at the time it is desirable for SCR4 to
conduct (corresponding with time t3 , fig. 23).
The recharge isolation circuit is effectively a self-gated
current source, in series between the SSCB power supply -200 Vdc
output and the commutation bus (lower terminal of commutation
capacitor C1, on the schematic). Gating of the recharge iso-
lation circuit (RIC) is accomplished by sensing the voltage
between the -200 Vdc power supply output and the commutation
bus. Normally, the RIC is in the on state until the commutation
bus voltage (with respect to 270 Vdc COMMON) rises to approximately
+130 V (during the commutation cycle) at which time the RIC is
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gated off. The RIC then effectively isolates the -200 Vdc power
supply output from the commutation bus during the remainder of
the commutation cycle, until the commutation bus voltage drops
below the approximate value of +130 V toward the end of the
commutation cycle. The RIC thus provides a threefold function.
1) Precharge of the commutation bus (commutation capacitor
C1) before the commutation cycle.
2) Recharge of the commutation bus following the commutation
cycle, to compensate for energy losses within the commu-
tation circuit during the commutation cycle.
3) Sustained charging of the commutation bus (commutation
capacitor C1) to compensate for leakage currents, during
intervals between commutation cycles, when the SSCB is
on, closed into a load.
Transistors Q204 and Q205, shown in Drawing 15824-042 together
with associated circuitry, comprise the RIC portion of the gate
and recharge isolation circuit.
Analog and Logic Circuits
Reference is made to figure 46 in Appendix A. Again, all
logic circuit designators are in the 300 series although only
significant digits are indicated on the schematic.
The voltage output of current sensing shunt, R, is connected
to the input of the analog sensing circuitry at terminals D301
and D302 on the analog and logic circuit board. The input
amplifier, A326, is a Harris HA2620 integrated circuit opera-
tional amplifier connected in inverting mode for a gain of -25.7.
This amplifier was selected because of good high-frequency
response and relatively low offset voltage drift. Consideration
of good high-frequency response is essential because the circuit
response time is inversely proportional to bandwidth; for a fast-
rising fault current, it is important that the main SCR be com-
mutated off before the load current becomes uncontrollable.
Offset drift is an important consideration, since at a 15-A load
the shunt provides only approximately 75 mV to the input analog
amplifier. The gain of this amplifier was selected as being the
maximum value that would not cause output clipping under worst-
case conditions.
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comparator, A330, is an LM106 integrated circuit.
This type of comparator was selected on the basis of fast response,
no requirement for a special power supply, and compatibility with
COS/MOS logic circuitry. The input to this comparator stage is
diode protected to prevent differential input voltage excursions
from exceeding rated maximum under worst-case conditions. Near
the switching point the voltage across these diodes is small,
resulting in a high impedance; consequently, the effect on cir-
cuit operation is negligible.
Reference level for the IL comparator is provided by A328,
a pA741 integrated circuit. Calibration for this reference
stage is provided by the resistor network R337 through R341.
Trip level set is provided by taps in the resistance network
R327 through R334.
The I2 t comparator, A329, is also located on the Analog and
Logic circuit board. This integrated circuit, an LMlll, was
selected from the standpoint of power supply considerations and
compatibility with COS/MOS logic. Fast response in this compara-
tor is of small relative importance since the I2 t output minimum
delay is on the order of 3 ms.
Comparator A329 is driven by the A327 stage, an LM1O1A, which
performs the squaring and integration functions for I2 t fault
sensing. The squaring function is accomplished at the input,
with capacitor C320 in the feedback circuit performing the inte-
gration. Diodes CR301, CR304, CR305, and CR306 turn the integra-
tor off when the output reaches zero volts and the sensed current
is less than 15 A. This circuit has the advantage of simplicity,
relatively low cost, and tolerance of termperature extremes.
Since no single voltage or current is proportional to the
square of the sensed current and since integration is approximated
by an R-C circuit with relatively long time constant, analysis
of.the integrator circuit is simplified by viewing the overall
circuit, rather than by separating the two functions of squaring
and integration. Consider the following simplified circuit.
(Reference designators used throughout this discussion of analog
circuitry will pertain to those used in the accompanying illus-
trations, and will not refer, at this point, to reference desig-
nators actually used in the SSCB system.)
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A& ^ 
-VREF
VIN
NIN
With reference to the above simplified integrator diagram,
when the input voltage, VIN, is low so that IIN is less than IREF'
the net input to the operational amplifier is negative. The out-
put of this amplifier, attempting to go positive, is clamped at
approximately 0.5 V by diode D1; the circuit is now in the off
state. When VIN is raised by an increase in sensed current, IIN
can exceed IREF, with the result that the output starts going
negative as capacitor C2 charges toward the RF (IREF - IIN) with
a time constant RFC2 . This operation is shown graphically in the
following illustration. Note that, thus far, this circuit inte-
grates, but does not square, the input voltage.
Time
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The effect of directly squaring the integrator input voltage
would be to cause higher current-analog voltages to produce a
faster trip than the simplified integrator circuit provides.
This same effect is indirectly prodiced by starting the feedback
capacitor charging with the output already offset in the negative
direction by a value of voltage proportional to the sensed current
as shown in the following graph.
Time
Offset Offset proportional
proportional to sensed current
to sensed
current
Low sensed
current
Sensed current = 15A
High sensed
current
Trip time
This is accomplished by application of the voltage from the
current-sensing shunt directly to the noninverting input of the
operational amplifier, as shown in the following schematic.
IN
\ ND3 D4
VIN r 
IN 
IREF
-VREF
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Approximation of the desired response time versus sensed
current is accomplished through appropriate selection of reference
voltages, resistance, gains, and time constant. The fastest
allowable response is used, considering component tolerances
and drift. Long delays cause unnecessary heating of the main
SCR; particularly, when multiple resets and reclosures of the
SSCB occur. In the preceding discussion of the integrator
circuit, the charging of the feedback capacitor to approximately
+0.5 V in the off condition has been ignored. The three diodes
D2, D3, and D4 provide compensation for this occurrence.
In the off condition, the output terminal of the operational
amplifier is still at +0.5 V, but D3 and D4 have insufficient
voltage applied across them to reach the knee of their voltage-
current characteristic. This blocking state leaves a negligible
charge on the feedback capacitor C2, making the output voltage
essentially zero.
When IIN exceeds IREF' diode D2 conducts and the feedback
capacitor begins to charge. In this case, diode D1 becomes
reverse-biased. Diode D2, in the feedback loop, has a negligible
effect on circuit performance. When IIN is again reduced to less
than IREF, the output voltage returns toward zero due to discharge
of the feedback capacitor through diodes D3 and D4 until the
output voltage approaches zero. Because these two diodes are
in the feedback loop until diode D1 clamps the output, diodes
D3 and D4 likewise have a negligible effect on circuit performance.
The response of the prototype of this circuit followed the
theoretically predicted curve as shown in figure 24. Subsequent
testing of the production units as reported in Section III sub-
stantiated this response. The complete squarer-integrator
circuit as described above is shown with reference designators
and assigned component values in the SSCB analog and logic
schematic diagram, figure 46, in Appendix A.
The logic circuitry utilizing COS/MOS flatpack integrated
circuits is included on the other half of the analog and logic
printed circuit board. The logic circuit operation is portrayed
by the block diagram shown in figure 25 and is discussed in the
operating sequence.
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Figure 24.- Analog I2 t Trip, Theoretical and Prototype SSCB
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SSCB Operational Sequence
Upon application of the MANUAL CLOSE COMMAND to the SSCB,
the power supply begins switching. A 12-V output from the power
supply is fed to POWER UP RESET circuitry (on the logic board).
An INITIAL CLEAR signal from the POWER UP RESET circuit sets all
logic to the initial state, and also prevents SCR1 from being
gated to the on state. Integration circuitry within the POWER
UP RESET portion of the logic is designed so that the POWER UP
RESET changes the logic state of the INITIAL CLEAR signal in
approximately 100 ms following application of the MANUAL CLOSE
COMMAND. When the INITIAL CLEAR signal changes the logic state,
SCR1 is gated on, closing the SSCB into the load.
When SCR1 is fired, the SSCB must be prepared to open under
fault-trip conditions, in the event that SCR1 closes into a
short circuit or other overload condition. As a result, several
conditions have to be established during the POWER UP RESET
interval. These conditions are listed.
1) All power supply output voltages should be stabilized at
operational levels.
2) Analog circuitry must be capable of identifying and
responding to sensed overload conditions.
3) Logic circuitry must be capable of responding correctly
to analog fault-trip output signals.
4) The SSCB must be capable of commutation when the analog
circuitry senses overload conditions, fires SCR2 to
initiate TURN OFF commutation, and sends a fault-trip
signal to the logic. This means that commutation capaci-
tor C1 must be precharged as described previously.
When the SSCB is closed into a load, and the IL or I2 t fault
condition is sensed by the analog circuitry for the first time,
the following functions occur simultaneously.
1) The analog TRIP signal is fed to SCR2 comparator circuit,
A202, on the gate board; this signal switches the output
state of A202, which subsequently fires the SCR2 gate,
initiating the commutation cycle.
2) The analog TRIP signal, also fed to the IL and I2t logic
to feed a CONTINUOUS GATE DISABLE COMMAND to the power
supply, removing the continuous gate from SCR1.
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3) The programmable timer within the logic starts counting
time.
4) The counter reset timer within the logic starts counting
time.
SCR1 is now commutated off. When the programmable timer
count ends, the following functions occur simultaneously.
1) The CONTINUOUS GATE COMMAND, fed by the logic to the
power supply, changes from DISABLE to ENABLE state,
with the result that the continuous gate drive is
reapplied to SCR1.
2) This same signal, applied to SCR1 comparator circuit on
the gate board as SCR1 GATE ENABLE signal, switches the
output state of comparator A201; this results in subse-
quent application of a firing pulse to the gate of SCR1.
SCR1 is now in the on (closed) state, sustained by
continued application of the continuous gate drive to
maintain conduction for low values of load current.
3) The recycle counter within the logic counts one.
In the event the fault is still present on the load, the
cycle repeats until either the fault clears or the recycle
counter reaches its programmed count setting.
If the fault clears, SCR1 remains in the on state. After
approximately 102 s, the counter reset timer resets the recycle
counter to zero count. In case a later fault occurs, the
complete cycle is again initiated.
If the fault persists and the recycle counter reaches its
full programmed count, SCR1 is not gated on and thus remains
in the off state. the SSCB is now OPEN, remaining in this state
until an external MANUAL CLOSE COMMAND is again applied to the
SSCB. With the SSCB in the OPEN state, logic command disables
the SSCB power supply as described in the preceding paragraphs.
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SECTION III
FABRICATION AND TEST PHASE
This phase of the contract effort included fabricating circuit
breakers and transfer switches in accordance with the design pre-
viously discussed. The testing that was accomplished both during
the course of fabrication and on the completed units is described.
Final testing to establish that the requirements had been achieved
and to determine and relate the characteristics of performance
was accomplished in accordance with a test plan that was approved
prior to testing. These tests and their results are described
under Operational Tests and Characterization Tests.
Breadboard Testing
Testing and performance verification was an integral part of
this circuit breaker development program. Initial tests were
performed on the breadboard analog circuits to verify performance
of the Hall device detector and, subsequently, of the shunt
detector and its associated overload detection, integration com-
parison, and trip circuitry. These tests verified operation and
performance over the voltage and temperature extremes defined.
The breadboard circuitry of the commutation circuit was also
tested over the temperature range of -55 to +1000 C. This test
was particularly necessary early in the program because of the
minimal data available on SCR performance. The breadboard of
the power supply also was subjected to this same voltage and
temperature regime.
Prototype Testing
After the breadboard tests and modification, in some cases,
the developed circuits were built up on printed circuit boards.
Each of these boards was individually bench-tested for operation
over the voltage range and then installed in the environmental
chamber and again tested over its voltage operating range at the
extremes of -55 and +1000 C and a number of temperatures in
between. The complete prototype circuit breaker was then assembled
and tested as a unit through many thousands of trip cycles for
these same voltage and temperature ranges. Testing performed
on the prototype and its components served to establish the test
requirements and procuedure to be used on the production models.
Unfortunately, the schedule for the timely completion of this
program defined that the production units were following the
prototype by only one month so it was not always possible to in-
corporate all the improvements that were indicated by the proto-
type evaluation.
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Fabrication and Operational Tests
Operational tests were performed on each production unit in
accordance with an approved test plan. The tests performed and
results follow.
1) During checkout of the analog and logic printed circuit
board prior to assembly, the automatic recycle operation
was verified for each setting of 0 to 9 recycles. The
recycle time adjustments and the programmable timer were
also verified for both normal and high voltage operation
of the dc power supply plus a small overvoltage. Table
III shows the data recorded for each unit during these
tests, which were all made at room temperature. The
recycle counter was then set for two resets.
2) During bench checkout of the printed circuit board, the
calibration of the ultimate trip levels for each program-
mable level setting was accomplished. A number of tests
were made at voltages 0.9 V above and below nominal.
The maximum and Minimum current levels to trip at room
temperature were recorded. These showed variations from
a maximum of about 25% at 18 A to a maximum of 5% at
45A. Levels were adjusted so the average trip levels
were at or below the nominal values. Table IV shows the
average data values recorded for each unit for the defined
trip level settings. Each circuit was then set for a
45 A ultimate trip setting. I2 t threshold settings were
initially made at 18 A for testing and were, subsequently,
readjusted to a threshold value of 15.85 A for operation.
3) Inspections were accomplished during the breaker assembly
after each major step. The main frame and its wiring
were verified against the wiring diagram. The system
wiring diagram is shown in Figure 45 (App A). The
power supply printed circuit board was then installed
and connected and the new wiring again verified. This
procedure was repeated for the gate circuit board and
again verified. This procedure was repeated for the gate
circuit board and again for the analog and logic board.
Final touch-up of conformal coating on terminals was
accomplished and cured. The complete assembly was then
installed in the test assembly for system tests. The
test equipment assembly is shown in figure 26 with one
of the circuit breakers in the open temperature control
chamber. System operational tests were then performed
as follows. (Test procedures by which these tests were
performed are included in Appendix B.)
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Table III.- Programmable Timer Calibration
Time set, ms
Serial Voltage Osc frequency, Pulse width,
number dc supply 1.5 3 6 .12 25 50 100 kHz I1s
11.5 1.65* 3.25 6.25 13.0 26 52 104 78.2 12.4
1
13.0 1.65 3.25 6.25 12.5 26 52 104 78.2 12.4
11.5 1.64 3.25 6.5 13.0 26 52 104 78.2 13.0
2
13.0 1.66 3.25 6.5 13.0 26 52 104 78.0 13.0
11.5 1.66 3.3 6.6 13.2 26 52 104 77.92 12.8
3
13.0 1.66 3.3 6.5 13.2 26 52 104 78.0 12.8
11.5 1.64 3.25 6.5 13.0 26 52 104 78.2 12.6
4
13.0 1.64 3.25 6.5 13.0 26 52 104 78.2 12.6
11.5 1.66 3.15 6.6 13.0 26 52 104 76.8 13.1
5
13.0 1.66 3.3 6.6 13.2 26.5 53 106 77.0 13.0
*Actual time readout in ms.
Table IV.- Calibration of Ultimate Trip Current Levels
Serial Voltage ______ Current set, Aeri l Voltage
number dc supply 18 20 25 30 35 40 45
10.9 17.6* 19.2 · 24.4 29.3 34 29.8 44.6
1
12.7 17.5 19.0 24.1 29.4 34.6 39.6 44.8
10.9 17.7 19.3 24.4 29.5 34.8 39.8 44.9
2
12.7 17.8 19.2 24.3 29.4 34.7 40.0 44.7
10.9 17.1 18.7 23.6 29.2 34.3 39.5 43.4
3
12.7 17.1 18.7 23.6 28.5 33.6 39.5 44.2
10.9 18.1 19.3 24.3 29.5 34.8 40.1 45.1
4
12.7 18.2 19.7 24.8 29.4 34.8 39.3 44.7
10.9 17.9 19.6 24.4 29.2 33.4 38.9 43.5
5
12.7 18.6 19.6 24.6 29.0 33.0 37.9 44.0
*Actual trip level in amperes.
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ON 
N3 
Figure 26.- Circuit Breaker Test Assembly 
a) Each unit was first verified to respond to the manual
CLOSE and OPEN commands.
b) A voltage drop test was made in which the voltage
across the closed breaker was measured while the
breaker was conducting the specified 15 A.
c) Tests were then performed to establish the time to
trip for an 18-A I2t at 270 V and a 35-A I2 t trip at
243 V. Recycle time was also determined for the
35-A I2t trip. Photographs of typical data for
these three tests are shown in figures 27, 28, and
29, respectively.
d) Although it was not a contractual obligation, tests
were performed to verify that the breaker could be
subjected to a short duration overcurrent and would
not trip if the I2 t value did not reach the trip
value. A steady-state load of 10 A was imposed and
then, by a circuit in the test tool, a transient
load with a peak above 30 A was added. This test
was performed at both 243 and 270 V. Figure 30 shows
the waveform used for this test and figure 31 is a
photograph of the typical data.
e) An ultimate trip test was then performed at a 45-A
setting with 243 V on the breaker. The ultimate
trip setting was then changed to 18 A and a second
ultimate trip test was performed at 297 V. Data
were also recorded for an 18-A ultimate trip recycle
time determination. Figures 32 through 34 show
typical oscilloscope photographs of these ultimate
trip tests.
A compilation of the data obtained in the operational tests
is shown in table V. This table also shows the mean
value determined for each parameter and the deviation of
each discrete value from the mean. The maximum deviation
from the mean is also indicated. A sample size of five
units is not large enough to predict statistical probabil-
ities, but the maximum deviations indicate the worst-case
conditions for the sample. Figure 35 portrays the values
for each breaker so that easy comparisons can be made.
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Figure 27.- 18-A I2t Operational Test 
(Vertical 4 A/division; 
Horizontal 10 ms/division) 
Figure 28.- 35-A I2t Operational Test 
(Vertical, 10 A/division; 
Horizontal 1 ms/division) 
Figure 29.- 35-A I2t Recycle Operational 
Test (Vertical, 10 A/division; 
Horizontal, 50 ms/division) 
Figure 30o- Transient Load for No-Trip Test 
65 
Figure 31.- Transient No-Trip Special Test 
(Vertical, 10 A/division; 
Horizontal, 100 ms/division) 
• • I 
M M M i 
WMHPr 
Figure 32.- 45-A Ultimate Operational Test 
(Vertical, 10 A/division; 
Horizontal, 100 ys/division) 
1 
II 
mmmm u u m m 
P M * 
wmwm • 
••HUH w 
Figure 3 3 . - 19-A Ultimate Operational Test 
(Vert ical , 4 A/division; 
Horizontal, 20 ys/division) 
-«f 
Figure 34.- 18-A Ultimate Recycle Operational 
Test (Vertical, 4 A/division; 
Horizontal, 50 ms/division) 
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0:35-A I2 t, recycle time
L0C
_ : 18-A Ultimate, Recycle Time
50 <> <
40-
30 0: 18-A I2 t, time to trip
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V: Series voltage drop
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Figure 35.- Comparison of Operational Test Data
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4) Two breakers were connected together as a transfer switch
with an auxiliary control unit as shown in figure 36.
This connection automatically ensured that the CLOSE
command for either breaker resulted in an OPEN command
for the other prior to the time the CLOSE command became
effective. It was verified that breaker A could be
turned on by manual command; the load could be transferred
to breaker B and breaker B could be turned off. Breaker B
could be turned on by manual command; the load could be
transferred to breaker A and breaker A could be turned
off. Either breaker could be turned on and off without
transferring the load to the other. An overload on either
breaker would result in opening the breaker without trans-
fer to the other. All five of the breakers were designed
and built so that any pair could be connected together
to serve as a break-before-make transfer switch.
Characterization Tests
Characterization tests were performed on specific breakers
as follows.
1) A transient susceptibility test was performed on both
an open and closed breaker. The test was first performed
using a 300-V peak overvoltage triangular pulse 10-Ps
long in series with the 270-V input line. When the
breaker was open, and the control leads were connected
into the test tool, which also contained the pulse-
forming network, the breaker turned on and closed. When
the breaker was closed, application of the pulse caused
it to commutate once. To eliminate the possibility of
coupling within the test tool, the control leads were
disconnected from the tool and connected together to
eliminate stray electrostatic pickup. The test was
then repeated using only a 150-V pulse. With this
condition, the breaker remained open when tested in the
open condition, and remained closed when tested in the
closed condition. The test was not repeated at 300 V
by customer direction not to take a chance on over-
stressing any of the circuitry.
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2) Thermal tests were performed by mounting a breaker in a
thermal test chamber and controlling the temperature to
25, 50, 0, -45, and +1000 C, in that order. It was
desired to test to -550 C; however, after results of
operation on a previous test, it was decided to limit
the low temperature to -450 C. The previous test was
terminated at -550 C, due to a scrap of metal being dis-
lodged from some recess in the environmental chamber,
which caused a short on the power supply circuit board.
The ensuing arc necessitated rebuilding the unit. After
this, all the power supply and gate circuit boards were
conformal coated to minimize any future contamination
problems that might result in a high voltage breakdown.
After conformal coating, tests performed on another pro-
gram indicated that thermal stresses were causing broken
connections at low temperature. The low temperature
limit was therefore established at -45°C.
For each temperature, the unit was stabilized for a
period of about an hour. The temperature on the main
frame also was monitored by means of a thermocouple. An
operational test sequence, consisting of a series voltage
drop, an 18-A I2 t trip, a 35-A I2 t trip and 35-A I2 t
recycle time, a 45-A ultimate trip and 45-A ultimate
trip recycle time, was then performed. The unit was
then stabilized at the next temperature and the test
sequence repeated. Data from these thermal tests are
shown in Table VI and are portrayed graphically in Figure
37.
3) A life test was performed where each of three units was
operated for 1000 cycles, one at each temperature of 0,
25, and 50°C. The units were set for zero recycle and
were operated automatically by the test tool in a sequence
of about 4 cycles per minute during which the breaker
was closed for about 12 s with a 15-A load. An overload,
between 3 and 5 A, was then connected resulting in an
automatic trip and shutdown of the breaker. After a
nominal 2-s delay, the breaker was again commanded to
CLOSE and the cycle was repeated. After 10, 100, 200,
500 and the complete 1000 cycles of operation a modified
operational test was performed. Thes test consisted of
a forward voltage drop, an 18-A I2 t, a 35-A I2 t and a
45-A ultimate trip test. Data from these tests are
tabulated in Table VII and are portrayed in Figure 38.
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TABLE VI.- CHARACTERIZATION TEST (SERIAL NO. 5 THERMAL TEST DATA)
18 A I2 t 35 A I2 t 35 A I2 t 45 A ultimate 45 A ultimate
Temperature, Voltage time to time to recycle time, time to trip, recycle time,
°C drop, V trip, ms trip, ms ms ms 
-45 2.95 54 8.0 115 180 107
0 2.9 62 8.0 115 160 105
25 2.8 57 8.0 115 170 107
50 2.77 64 7.8 115 155 105
100 2.85 56 7.8 115 170 110
TABLE VII.- CHARACTERIZATION TEST (LIFE TEST DATA)
Serial 18 A I2 t 35-A I2 t 45-A ultimate
number at No of time to trip, time to trip, time to trip,
temperature cycles f V ms ms us
5 at 0"C 10 2.73 52 8.1 160
100 2.88 50 7.8 160
200 2.81 51 6.6 120
500 2.85 49 7.9 160
1000 2.93 51 7.9 150
2 at 25°C 10 3.04 52 8.3 160
100 3.11 62 8.2 150
200 3.28 62 8.3 170
500 3.2 64 8.4 190
1000 3.29 64 8.0 170
1 at 50° C 10 2.83 51 8.0 170
100 3.31 49 7.0 150
200 3.28 49 7.0 150
500 3.07 49 8.0 150
1000 3.28 50 8.0 150
73
() 35-A I2t, time to trip
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Figure 37.- Variations with Temperature, Serial Number 5
Characterization Test
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Figure 38.- Life Test Data Comparison for Characterization Test
of Three Breakers at 0, 25, and 50°C
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4) To compare the I2 t values obtained from these tests,
data on the prototype performance were used to compute
I2t values; these are shown on table VIII. These values
are then plotted on figure 39. The I2 t test data on the
five production breakers for tests at 18 and 35 A are
then listed in table IX together with the computed I2 t
values. These values, including those from the comparable
points on the prototype, are then shown on figure 40 for
easy comparison.
TABLE VIII.- PROTOTYPE I2 t RATING
Current, A Time to Trip, ms I2t, A2-s I/I0
16 110 28.16 1.06
17 70 20.23 1.13
18 54 17.49 1.2
20 33 13.2 1.33
22 23 11.13 1.46
27 14 10.21 1.8
35 7.5 9.18 2.33
42 5 8.82 2.8
45 4.3 8.70 3.0
5) A test was performed to determine the voltage range over
which the breaker would operate. Beginning at 243 V,
the lowest specification value, the voltage was dropped
in increments and operations CLOSE, OPEN, and 18-A I t
trip were verified. It was found that consistent and
reliable operation could be achieved down to a voltage
of 170 V. This test was performed at room temperature
only.
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Figure 39.- I2t Rating, Where I = 15 A
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TABLE IX.- COMPILATION OF I2 t RATINGS
Test 18-A time 35-A time
identification to trip, ms I2t, A2 -s to trip, ms I2 t, A2-s
Operational test, 1 52 16.85 7.4 9.06
serial number 2 62 20.09 8.2 10.04
3 55 17.82 8.1 9.92
4 50 16.2 8.1 9.92
5 64 20.74 7.8 9.56
Thermal test -45 54 17.50 8 9.8
serial number 5, 0 62 20.09 8 9.8
°C
25 57 18.47 8 9.8
50 64 20.74 7.8 9.56
100 56 18.04 7.8 9.56
Life test, 0°C, 10 52 16.85 8.1 9.92
serial number 5, 100 50 16.2 7.8 9.56
No. of cycles
200 51 16.52 6.6 8.08
500 49 15.88 7.9 6.68
1000 51 16.52 7.9 9.68
Life test, 250 C 10 52 16.8 8.3 10.17
serial number 2, 100 62 20.08 8.2 10.04
No. of cycles
200 62 20.08 8.3 10.17
500 64 20.7 8.4 10.29
1000 64 20.7 8.0 9.8
Life test, 500C, 10 51 16.52 8.0 9.8
serial number 1, 100 49 15.88 7.0 8.58
No. of cycles
200 49 15.88 7.8 9.56
500 49 15.88 8.0 9.8
1000 50 16.2 8.0 9.8
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6) All the testing involving thermal control was accomplished
in a thermal control chamber with the main cover removed
and air or dry nitrogen being forcibly circulated to
ensure that the desired temperature was maintained. In
order to evaluate the effect of the covers, one unit with
the cover installed was mounted on the test fixture on
the front of the test tool. The vent holes were oriented
to the bottom and top of the cover. The fins of the
heat sink were horizontal and the cover over them was
about 1/4-in. from the face of the panel. The unit
was instrumented by a thermocouple mounted in free space
near the anode of SCR1. The unit was closed into a 15-A
load and operated continuously. The temperature was
monitored at 1-min intervals until it reached a value
of 51°C, at which point the test was arbitrarily con-
cluded. Data from this test are shown in table X and
are plotted on figure 41.
Problems and Recommendations
1) One of the greatest complexities created in the design
of the breaker was that of making a commutating circuit
to turn OFF the main SCR. The SCR, in contrast to a
transistor, has the advantage of not requiring a power
source to keep it conducting at low loss. However, due
to the complexities of developing reliable commutation
circuits, a tradeoff study should be made relating new
transistor developments, SCRs, and gate control switches
before a second-generation breaker development is under-
taken. Of course, electrical power system requirements
for any breaker must enter into this trade study.
2) The electrical system operational requirements for a
breaker should be well established before the breaker
design is undertaken. Every effort should be made to
incorporate the maximum logic into the control system
and not into the breaker. For example, if the breaker
is to be controlled by an automatic sequencer or a com-
puter, the computer should make the "try again" decision,
after an overload trip, rather than incorporating this
logic into the breaker. Similarly, breaker power on and
breaker CLOSE could be two separate commands and logic
within the breaker could be limited to some internal
fault protection and a summation sending a "breaker
ready" signal to the computer.
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TABLE X.- TIME AND TEMPERATURE DATA, ENCLOSED BREAKER
Time Temperature, °C Time Temperature, °C
23.5
25.7
27.2
28.5
29.5
30.3
31.0
31.7
32.5
33.2
33.9
34.6
35.2
36.0
36.7
37.3
38.2
38.9
39.5
40.1
40.7
41.5
42.0
42.7
43.5
0851
0852
0853
0854
0855
0856
0857
0858
0859
0860
0901
0902
0903
44.0
44.6
45.2
46.0
46.7
47.2
47.9
48.5
48.9
49.7
50.0
50.8
51.0*
Cooling Data
0904
0905
0910
0920
0940
1000
1040
50.5
49.7
46.5
43.0
36.0
32.3
27.5
*Breaker commanded open.
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0825
0827
0828
0829
0830
0831
0832
0833
0834
0835
0836
0837
0838
0839
0840
0841
0842
0843
0844
0845
0846
0847
0848
0849
0850
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3) This contract established a weight goal for the develop-
ment circuit to establish feasibility of design. In
attempting to meet or approach this goal construction
techniques were used which are not consistent with ease
or economy of change necessary to a development-type
effort. For a future feasibility development-type of
circuit construction, it is recommended that--
a) PC board connectors be used instead of terminals and
point-to-point wiring;
b) dual-in-line packaging be used for logic instead
of flatpacks;
c) no weight limitation be imposed until the circuitry
is developed and flight-packaging is required.
With respect to the above recommendations, it,should be
noted that a larger and, therefore, heavier core in the
main inductor would have allowed larger gage wire with
a lower IR drop and consequently, complete compliance
with the voltage drop requirement as well as a lower
heat dissipation within the unit.
4) Deletion of the Hall-effect sensor and use of a shunt
entailed operation of most of the logic and analog
circuitry at the high voltage potential. It is recom-
mended that any future breaker development reevaluate
sensors such as the Hall effect device to see if manu-
facturing tolerances will permit their use, as the iso-
lation they can afford would be a major advantage. It
is also possible that analog response electro-optic
isolators may be developed with sufficient linearity
to permit their use to isolate a small sensor circuit
and yet permit the majority of the control circuitry
to operate at or near ground potential.
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CONCLUSIONS
The feasibility of developing a solid-state circuit breaker
and transfer switch to operate in a 270-V 15-A dc circuit has
been established. The technology of SCR construction and circuit
design to utilize these devices exists. Circuit breakers in-
corporating SCR switching elements have been built and tested
and have performed the majority of the requirements imposed on
them. The circuit breakers with their automatic trip and recycle
capability as well as remote control can be interconnected to
provide remote control transfer switches with overload protection.
Solid-state switch gear having different current or voltage
requirements as determined by aircraft or spacecraft electrical
power systems analysis can be built within the capabilities of
present-day SCR and transistor switching elements. If and when
further advancements are made in power transistors or fully
gate-controlled SCRs, simplified circuits can be built to achieve
circuit breaker performance with less complexity and higher
reliability. Improvements in the stability of Hall-effect
devices or linear analog photoisolators could have significant
advantages to offer to future solid-state circuit breaker
improvement. Remote control by means of a computer can serve
to replace much of the logic circuitry developed in this program
and will, thereby, simplify the breaker design.
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APPENDIX A
Figure.: Title
42 Assembly, Solid-State Circuit Breaker
43 SSCB System Block Diagram
44 SSCB System Functional Diagram
45 SSCB System Wiring Diagram
46 SSCB Analog and Logic Schematic
47 SSCB Gate and Recharge Isolation Schematic Diagram
48 SSCB Power Supply Schematic Diagram
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APPENDIX B
A copy of the test procedures, MCR-72-207, used in the
formal test program performed under this contract is contained
in Appendix B. Copies of the data sheets have been deleted.
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PART I
INTRODUCTION
A. TEST EQUIPMENT REQUIRED
Main dc Power Supplies HP 6483C
RF Interference Filter Filtron FSR 202 or
equivalent
Regulated dc Power Supply EMC 200R or equivalent
Differential Digital
Voltmeter DANA 5600 or equivalent
DC Voltmeter, 0 to 500 V Weston 901 or equivalent
DC Ammeter, 0 to 50 A Weston 901 or equivalent
Oscilloscope Tektroni 556 with Type
1A5 differential plug-in
units
System Test Equipment Solid-state circuit
breaker system test tool
Auxiliary Load Bank 2.5-A, 250-V
Dual dc Power Supply HP 6255 A or equivalent
B. DRAWING REFERENCES
Drawing title Figure
System Schematic, Test Tool 53
Life Test Schematic, Test Tool 54
Load Bank Schemtaic, Test Tool 55
SSCB System Wiring Diagram 45
2 each*
1 each
1 each
1 each
1 each
1 each
1 each
1 each*
1 each
1 each
*Indicates supplied equipment.
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C. DESCRIPTION, SYSTEM TEST ASSEMBLY (Figures 53 thru 55)
The system test assembly is composed of the following front-
panel units housed within a six-foot enclosed cabinet:
1. Load Bank Assembly: Group 1 and Group 2 load banks are
housed within this unit. Additionally, a resistance of
approximately 100 ohms is also included for providing a
static load to the main dc power supply input of approxi-
mately 2.5-A for the purpose of providing a minimum load
to the main dc power supplies.
2. Load Select Panel: This unit contains Switches S301 through
S307 (Load Group 1 Select switches), Switches S401 through
S406 (Load Group 2 Select switches), and Transient Load
Switches S407 and S408. The transient loads associated with
S407 and S408 are incorporated within the Group 2 load bank.
Load Group 1 is used for continuous-duty load while Load
Group 2 resistors are used for intermittent duty loads to
simulate selectable overload conditions. The transient loads
associated with S407 and S408 are included for the purpose
of providing short duration higher current loads to simul8te
high current conditions for certain ultimate trip tests.
3. SSCB Mounting Panel: This panel provides for mounting and
connecting one test circuit breaker. Front panel Terminals
E501, E503, and E502 provide connection points for the
power leads to the test breaker (+270-Vdc Input, 270-Vdc
Common, and +270-Vdc Output, respectively). Five additional
front panel terminals provide connection points for the
command leads to the test breaker.
The test breaker is inserted into the retaining guides with
connecting leads to the right, as the operator faces the
test assembly cabinet. Test breaker leads, grouped in two
cables, are connected to front panel terminals as follows.
TRANSFER FUNCTION RETURN is common with OPEN COMMAND RETURN,
within the test breaker.
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Lead function Wire size Wire color Terminal No.
+270-Vdc Input 16 Yellow E501
270-Vdc Common 16 Green E503
270-Vdc Output 16 Black E502
CLOSE Command (+) 22 Red E505
CLOSE Command Return (-) 22 Black E504
OPEN Command(+) 22 Gray E506
OPEN Command Return (-) 22 Green E508
Transfer Function 22 Brown E507
Switch S514 on the SSCB mounting panel provides the means for
connecting the capacitor bank mounted on the same panel to
Terminals E501 and E503 (+270-Vdc Input and 270-Vdc Common,
respectively). This switch should remain closed for all testing
except the overvoltage transient tests, during which this switch
should be opened.
4. Auxiliary Power Supplies: Two blank panels are provided to
cover positions for auxiliary power supplies, which are not
supplied. One power supply provides 150-Vdc for overvoltage
transient tests and may be connected to the (+) and (-)
150-V terminals inside the SYSTEM TEST ASSEMBLY cabinet.
These terminals are colored red and black, respectively.
The other power supply provides ±12 Vdc for operation of
control circuits within the SYSTEM TEST ASSEMBLY. Connec-
tions are provided within the cabinet and are identified.
Utility receptacles for 115-Vac power for the auxiliary
power supplies are also provided within the SYSTEM TEST
ASSEMBLY cabinet.
5. Main Control Panel: This unit, containing control and
switching circuitry, is equipped with the following controls
and indicators.
115 Vac Power Switch S505: This switch controls 115 Vac,
60 Hz power to the SYSTEM TEST ASSEMBLY cabinet, enabling
utility outlets, blowers, and other 60-Hz circuitry. The
associated fuse and indicator lamp are mounted adjacent to
this switch.
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±12-Vdc Power Switch S506: This switch is used for applica-
tion of 12 Vdc power from the associated auxiliary power
supply to logic and other control circuitry within the
SYSTEM TEST ASSEMBLY cabinet.
Manual CLOSE Command Switch S507: This switch applies
manual close command signal to the test breaker through
front panel Terminals E504 and E505.
Manual OPEN Command Switch S508: This switch applies manual
open command signal to the test breaker through front panel
Terminals E508 and E506.
Life Cycle Select Switch S509: Three positions are utilized
for selection of 100, 200, or 500 cycles of overload opera-
tion at the approximate rate of four cycles/minute. Asso-
ciated logic is reset for reinitiation of count cycle by
opening and reclosing ±12-Vdc Power Switch S506.
AUTO Cycle Enable Switch S510: Closure of this switch
activates the 1/3-rpm Cam Drive Motor. Resultant cam
operation provides the following sequence of events.
a. Approximately 600 msec following cam closure, overload
SCR 501 is fired, connecting Group 2 loads to the test
breaker output.
b. Approximately 1800 msec following the firing of overload
SCR501, a Close Command is generated which appears at
front panel Terminals E504 and E505. The test breaker
is thus closed and remains in this state until overload
SCR501 is again fired during the following cam cycle.
Internal logic provides cycle count and automatic suspension
of close command and SCR501 gate signals as determined by
Life Cycle Select Switch S509.
Single-Cycle Enable Switch S511: This switch provides for
single cycle overload operation for the test breaker as
follows:
a. The test breaker is closed by closing Manual CLOSE
Command Switch S507.
b. Single Cycle Enable Switch S511 is placed to CLOSED
position.
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c. Approximately 600 msec later, overload SCR501 is fired,
applying Group 2 load to the test breaker.
d. Approximately 1800 msec following overload, a close
command is again applied to the test breaker through
front panel Terminals E504 and E505.
e. The test breaker is now opened with Manual OPEN Command
Switch S508.
f. Single Cycle Enable Switch S511 is now opened, completing
the CLOSE-OVERLOAD-TRIP AUTO-RECLOSE MANUAL-REOPEN cycle
SSCB Bypass-Load Group 1 Switch S502: The function of this
switch is to connect Load Group 1 loads (Switches S301
through S307) directly to the +270 Vdc main power, princi-
pally for load bank dc current calibration with the test
breaker disconnected.
SSCB Bypass-Load Group 2 Switch S501: The function of this
switch is to connect Load Group 2 loads CSwitches S401
through S408) directly to the +270 Vdc main power, princi-
pally for dc current calibration of Load Group 2 static
loads, with the test breaker disconnected.
SSCB Connect-Load Group 1 Switch S504: Closure of this
siwtch connects all Group 1 loads (selected by Switches
S301 through S307) directly to the output terminals of the
test breaker.
SSCB Connect-Load Group 2 Switch S503: Closure of this
switch connects all selected group 2 loads (Switches S401
through S408) directly to the output terminals of the test
breaker.
Note: Switches S501, S502, S503, and S504 discussed above
should not be used to make or break Group 1 or Group 2
load bank loads while the system test equipment is
energized with 270-V main dc power.
Transient Enable Switch S201: This switch is for the pur-
pose of providing overvoltage transient pulse to the test
breaker. This switch should normally be maintained in the
Left-Hand (Disabled) position. For overvoltage transient
tests of the test breaker, the following sequence of opera-
tions is used.
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a. The auxiliary 150-Vdc power supply output is connected
to Terminals E204 (black) and E205 (red), in the inside
rear of the system test cabinet. These terminals are
marked 150 Vdc, and are color coded, black being nega-
tive (-), and red being positive (+).
b. The 150-Vdc auxiliary supply may be energized from one
of the utility receptacles within the system test cabinet.
With the 115-Vac Power Switch S505 in the ON position,
and with the 150-Vdc auxiliary supply energized, the
voltage output of this power supply is set to the desired
transient pulse voltage, nominally 150 Vdc.
c. With the test breaker installed, with the main dc power
supplies energized, and with 270-Vdc main power applied
to the Power Input terminals to the test breaker,
Capacitor C201 is charged to the auxiliary dc power
supply voltage.
d. Operation of TRANSIENT ENABLE SWITCH S201 to the Right-
Hand (Fire) position causes SCR201 to fire, effectively
connecting Capacitor C201 voltage across Diode CR202 and
in series with the main dc voltage applied to the input
power terminals to the test breaker.
e. Subsequent operation of switch S201 to the Left-Hand
(Disabled) position bypasses the overvoltage transient
circuitry and allows Capacitor C201 to recharge to the
auxiliary power supply voltage.
Note: Switch S514, located on the SSCB mounting panel, should
be opened as described in Paragraph C.3, during over-
voltage transient tests, and should remain closed at
all other times.
D. INITIAL CHECKOUT, SYSTEM TEST ASSEMBLY
1. Install the utility ac power cable provided, connecting the
cable to J505 ac power connector located on the connector
panel mounted on the rear of the equipment cabinet. Install
auxiliary power supplies as described in Paragraph C.4.
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2. Prior to connection of the auxiliary power supplies, energize
the 150-Vdc power supply, setting the voltage control of the
150-Vdc supply to 150 V. It is suggested that this control
be locked in position. Deenergize the 150-Vdc power supply
and connect to the system test assembly, as described above.
3. Following the procedure of Paragraph 2, energize the ±12-Vdc
dual auxiliary power supply, setting both channels to 12-Vdc
output. Set the current limit of the positive supply to
allow for approximately 50-mA load. Set the current limit
of the negative supply to allow for approximately 5-mA load.
Deenergize this auxiliary power supply and connect to the
system test assembly, as described. It is recommended that
the controls for this power supply also be locked in set
position.
4. Set all front panel switches on the System Test Assembly to
OPEN or DISABLED position. Connect the 115-Vac power cable
to an appropriate source of 60-Hz power. Energize ac Power
Switch S505. Check operation of all cabinet blowers. The
ac Power indicator lamp should be illuminated.
5. Close 12-Vdc Power Switch S506. Observe (+) and (-) 12-Vdc
voltage and current. The +12-V supply should be negligible,
about 3 mA.
6. Connect the vertical input of an oscilloscope to Front
Panel Terminals E504 (-) and E505 (+). Close Manual CLOSE
Command Switch S507. The CLOSE Command signal should rise
to approximately +12 V. Return S507 to OPEN position.
7. Connect the vertical input of an oscilloscope to Front
Panel Terminals E506 (-) and E508 (+). Depress OPEN Command
Switch S508. The OPEN Command signal should rise to approx-
imately +10 V. Allow S508 to return to OPEN position.
8. Set Life Cycle Select Switch S509 to 100-cycle position.
Reconnect the oscilloscope vertical input to Front Panel
Terminals E504 and E505 as in paragraph 6. Close Auto
Cycle Enable Switch S510. Observe the red indicator lamp,
which should become illuminated several seconds following
closure of S510. This lamp indicates cam switch operation,
which should cycle at the rate of approximately 4 cycles
per minute. Approximately 2.4 s following cam closure, a
+12-V ON Command pulse should be observed between Terminals
E504 and E505. Return S510 to OPEN position.
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9. Close Single Cycle Enable Switch S511. Approximately 2.4 s
following this closure, a single CLOSE Command pulse should
again be observed between Terminals E504 and E505 as out-
lined in paragraph 8. Return S511 to OPEN position.
E. INITIAL CHECKOUT, MAIN DC POWER SUPPLIES
Connect the HP 6483C power supplies to an appropriate source
of three-phase power as described in the respective equipment
manuals. Follow individual installation and checkout precedures
for these power supplies thoroughly and carefully prior to inter-
connection with the Logic Controlled Solid-State Circuit Breaker
System Test Assembly. Particular attention should be directed
toward correct phase balance settings for these supplies. It
is recommended that complete familiarization with the equipment
manuals be effected prior to installation and initial tests.
It is additionally important that close attention be directed
toward transient damping control settings of these supplies prior
to slaving together, to reduce the tendency toward mutual self-
oscillation and undue output voltage ringing when these supplies
are slaved together under conditions of application and inter-
ruption of higher current loads.
Following initial checkout of the unslaved power supplies,
slave these supplies together as recommended in the equipment
manuals. It is recommended that periodic monitoring of the
phase balance of these supplies be accomplished within at least
weekly intervals following initial adjustment. Install isolation
diode assembly and the RF interference filter for decoupling
purposes as described in figure 49. Conduct operational check-
outs of these slaved power supplies in accordance with the pro-
cedures outlined in the equipment manuals.
Set the current limit control of the slaved power supplies
to approximately 40 A (approximately 20 A each) after foregoing
tests have been completed, to retard tendency toward mutual self-
oscillation at higher current loads. Disconnect main power to
these supplies in preparation for overall system integration.
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F. INTEGRATION AND CHECKOUT, COMPLETE TEST SYSTEM
Install auxiliary circuit breaker or disconnect, S513, if
desired, at the System Test Assembly cabinet as shown in figure
50. This disconnect is used principally as a means to remove
270-Vdc main power from the system test cabinet, if such is
desired for reasons of safety. Operation of this disconnect
is not otherwise referred to within the System Test Procedure.
Using appropriate cables, connect the output side of this
disconnect to the System Test Assembly, connecting this cable to
Connector J504 located on the rear connector panel of the test
assembly cabinet.
Connect the input side of the disconnect S513 to the output
of the RF Interference Filter as described in figure 50. Par-
ticular attention should be directed toward appropriate grounding
as shown in figure 49, and toward minimization of ground loops.
Connect an auxiliary 100 ohm load bank (not supplied) as shown
in figure 49.
Connect the 115 Vac Input of the System Test Assembly cabinet
to one phase of the three-phase power source at the input to the
main dc power supplies, using cables as provided. Refer to
figure 51 and 52 for this connection. Ascertain that all dis-
connects, power switches on the main dc power supplies, power
switches on the auxiliary power supplies, and front panel switches
on the System Test Assembly are in the DISABLED or DEENERGIZED
position. Initial checkout of the integrated test system will
now follow.
WARNING: LARGE CAPACITOR BANKS EXIST ACROSS THE MAIN DC POWER
BUS, BOTH WITHIN THE MAIN DC POWER SUPPLIES AND WITHIN
THE SYSTEM TEST ASSEMBLY CABINET. DUE SAFETY PRECAU-
TIONS SHOULD BE EXERCISED TO MAKE CERTAIN THAT ALL
EQUIPMENT IS DEENERGIZED AND THAT ALL CAPACITORS ARE
DISCHARGED PRIOR TO MAKING CONNECTIONS, REMOVING
CONNECTIONS, OR OTHERWISE PHYSICALLY WORKING WITHIN
THE TEST SYSTEM.
Using the SHUNT SIGNAL OUTPUT CABLE provided, connect this
cable to J503 within the System Test Cabinet. Route this cable
around to the front of the test cabinet to provide differential
current signals to the oscilloscope and other measuring equipment.
(Refer to figure 55.) Note that the R509 shunt is used for measur-
ing both Group 1 and Group 2 load currents, combined; the R510
shunt is used for measuring Group 2 load bank current only. THESE
SHUNTS MUST BE READ WITH DIFFERENTIAL INPUT EQUIPMENT in order to
minimize ground loop errors in measurements. Table XI and XII
provide shunt calibration data for R509 and R510.
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Note: Rear panel connection point, 208-Vac, 3-phase power.
Auxiliary instrument fuse box, 115-Vac utility power
Auxiliary 115-Vac power cable for connection, system
test assembly cabinet 115-Vac, 60-Hz power.
Figure 51.- Undetailed Sketch, HP 6483C Master Power Supply,
Location of Auxiliary 115-Vac Outlet
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Figure 52.- Sketch, Rear View Main DC Power Supply Assembly
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Note: See figure 51.
See figure 51.
See figure 51.
Mechanical strapping bar, typical, two places.
Recommended location, EMI filter.
i
TABLE XI.- SHUNT CALIBRATION DATA, R509
RESISTANCE = 0.005212 OHMS
Load current, A Output, mV Load current, A Output, mV
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
5.212
10.424
15.636
20.848
26.060
31.272
36.484
41.696
46.908
52.120
57.332
62.544
67.756
72.968
78.180
83.392
88.604
93.816
99.028
104.240
109.452
114.664
119.876
125.088
130.300
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
135.512
140.724
145.936
151.148
156.360
161.572
166.784
171.996
177.208
182.420
187.632
192.844
198.056
203.668
208.480
213.692
218.904
224.116
229.328
234.540
239.752
244.964
250.176
255.388
260.600
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TABLE XII.- SHUNT CALIBRATION DATA, R510
RESISTANCT = 0.004966 OHMS
Load current, A IOutput, mV Load current, A Output, mV Load current, A Output, mV Load current, A Output, mV
1 4.966 26 129.116
2 9.932 27 134.082
3 14,898 28 139.048
4 19,864 29 144.014
5 24.830 30 148.980
6 29.796
7 34.762
8 39.728
9 44.694
10 49.660
11 54.626
12 59.592
13 64.558
14 69.524
15 74.490
16 79.456
17 84.422
18 89.388
19 94.354
20 99.320
21 104.286
22 109.252
23 114.218
24 119.184
25 124.150
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The BNC connectors on the output end of the above signal
cable are marked in two pairs, PAIR 1 corresponding with shunt
R509 and PAIR 2 corresponding with shunt R510. The low (negative)
sides of these shunt outputs are marked with blue-banded BNC
connectors. It is to be noted that these leads are SHIELDED
leads, shields being connected to the shells of the BNC connec-
tors.
With no test breaker mounted on the TEST BREAKER MOUNTING
PANEL, connect an external voltmeter to front panel Terminals
E501 (+270 Vdc) and E503 (270 Vdc COMMON). Connect an external
ammeter (0 to 50 A dc) to front panel Terminals E501 (+) and
E502 (-). Note that this ammeter will be at main dc power bus
potential. Make certain that the output voltage control for
the slaved main dc power supplies is set to the extreme CCW
(minimum voltage) position.
ENERGIZE: Make certain that the output voltage control for the
slaved main dc power supplies is set to the extreme
CCW (minimum voltage) position. Switch both power
supplies ON. Allow several seconds to elapse, then
begin increasing output voltage control setting,
observing the power supply panel meters. Increase
output voltage to approximately 100 Vdc and then to
approximately 150 Vdc, allowing both supplies time
to stabilize and ascertaining that both supplies are
sharing static load current (approximately 5 A total,
as determined by the 100-ohm static bank in the
system test assembly, and by the auxiliary 100-ohm
load bank installed prior to initial system checkout).
Following this stabilization, carefully increase the
output voltage control setting to the desired operating
voltage.
DEENERGIZE: Decrease the output voltage control setting until
extreme CCW (minimum voltage) setting is attained.
Deenergize the main dc power supplies by setting
both ac power switches on the power supply front
panels to the OFF position.
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CAUTION: THE MAIN DC POWER SUPPLIES ARE CAPABLE OF FRONT PANEL
VOLTAGE CONTROL SETTINGS UP TO 500 VDC. VOLTAGES IN
EXCESS OF 300 V MAY BE CAPABLE OF UNDUE STRESS UPON
COMPONENTS WITHIN THE SYSTEM TEST ASSEMBLY. WHENEVER
SYSTEM DC MAIN POWER IS TO BE ENERGIZED OR DEENERGIZED,
IT IS RECOMMENDED THAT THE FOLLOWING PROCEDURE BE
UTILIZED.
The following numbered steps pertain to operational checkout 
of the integrated test system. The test system is to be operated
without a Test Breaker installed during this checkout phase.
1. Close auxiliary disconnect S513 if installed. Make certain
that ALL other switches and disconnects are in OPEN, DE-
ENERGIZED, or DISABLED position.
2. Close primary 3-phase ac power disconnects in preparation
for energizing the main dc power supplies.
3. Close 115-Vac POWER SWITCH S505. System Test cabinet blowers
should be energized.
4. Close 12-Vdc POWER SWITCH S506.
5. Connect the R509 shunt cables from J503 to either the dif-
ferential input of an oscilloscope or DVM set to read 0 to
100 mV dc. This will allow shunt calibration comparison
with the 0 to 50 A dc ammeter.
6. Set the following switches as indicated:
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCM Connect-Load Group 2 Switch S503 CLOSED
Auxiliary Capacitor Bank Switch S514 CLOSED
7. Group 1 and Group 2 individual loads may now be selected
(Switches S301 through S307 and S401 through S406, respec-
tively) for individual load calibration at the desired main
dc power voltage. The following steps are examples of the
operational sequence used for this purpose.
a. Select one or more individual Group 1 and/or Group 2
loads as determined by Switches S301 through S307 and
Switches S401 through S406, respectively.
b. ENERGIZE MAIN DC POWER SUPPLIES. Set output voltage to
desired value, following procedure recommended in Section F.
c. Group 1 and Group 2 combined load currents may now be
' read with both ammeter and Shunt R509.
d. Using procedure recommended above, DEENERGIZE MAIN DC
POWER SUPPLIES.
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8. The same procedure, outlined in Section F.7, may be used for
comparison of Load Group 2 shunt calibration (R510) with the
dc ammeter. In this case, the other pair of leads from
connector J503 can be used to read the shunt current (No. 2
pair of leads), in the same manner that R509 shunt current
was previously read. R510 shunt is provided as an auxiliary
shunt for monitoring Load Group 2 currents, and is not
ordinarily used during operational tests of Solid-State
Circuit Breakers.
9. The following sequence of operations is used to check the
firing of Overload SCR501.
a. With the MAIN DC POWER SUPPLIES DEENERGIZED, set the
following switches as indicated--
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 OPEN
b. Set Group 1 LOAD SELECT SWITCHES (S301 through S307) to
provide approximately 10-A load at 243 Vdc as ascertained
during load calibration outlined in Section F.7.
c. Select one of the Load Group 2 LOAD SELECT SWITCHES S401
through S406 to provide a Group 2 load of approximately
3.5 A, in the same manner as outlined in paragraph b,
above.
d. Use Shunt R509 to monitor load current, as well as the
0 to 50 A dc ammeter.
e. ENERGIZE MAIN DC POWER SUPPLIES. Adjust output voltage
to approximately 243 Vdc. Load current as measured with
the 0 to 50 A dc ammeter and with Shunt R509 should be
at the level selected by GROUP 1 LOAD SELECT SWITCHES.
f. CLOSE the SINGLE CYCLE ENABLE SWITCH S511. Approximately
600 ms following this closure, OVERLOAD SCR501 should
fire, thus connecting Group 2 load.
g. DEENERGIZE MAIN DC POWER SUPPLIES. Return SINGLE CYCLE
ENABLE SWITCH S511 to DISABLED position.
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h. ENERGIZE MAIN DC POWER SUPPLIES. Adjust output voltage
to approximately 243 Vdc. Load current as measured with
the 0 to 50-A dc ammeter and with Shunt R509 should
again be at the level selected by GROUP 1 LOAD SELECT
SWITCHES.
i. CLOSE the AUTO CYCLE ENABLE SWITCH S510. Approximately
600 ms following cam closure, OVERLOAD SCR501 should
fire, thus connecting Group 2 load.
J. DEENERGIZE MAIN DC POWER SUPPLIES. Return AUTO CYCLE
ENABLE SWITCH S510 to DISABLED position.
10. The following sequence of operations is used to check
TRANSIENT OVERVOLTAGE FIRING test.
a. Connect the vertical input of an oscilloscope to front
panel Terminals E501 (+270 Vdc) and E503 (270 Vdc COMMON).
b. Set the following switches as indicated:
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 OPEN
Auxiliary Capacitor Bank Switch S514 OPEN
All Group 2 Load Select Switches OPEN
c. Select GROUP 1 LOAD SELECT switches S301 through S307 to
provide an approximate 10-A load at 270 VOLTS DC MAIN
POWER SUPPLY VOLTAGE.
d. Energize the AUXILIARY 150-Vdc power supply, and set
the output voltage to 150 Vdc.
e. Set the oscilloscope controls to monitor the 150-V
transient across front panel Terminals E501 and E503.
Remember that these terminals will be energized at the
270-Vdc level.
f. ENERGIZE THE MAIN DC POWER SUPPLIES. ADJUST OUTPUT VOLTAGE
TO approximately 270 Vdc.
123
g. Set TRANSIENT ENABLE SWITCH S201 to RIGHT HAND (FIRE)
position. Observe the 150-V transient occurrence on
the 270-V front panel terminals.
ho Return SWITCH S201 to LEFT HAND (DISABLED) position.
i. DEENERGIZE the MAIN DC POWER SUPPLIES.
j. Close Switch S514 (Auxiliary Capacitor Bank).
11. The following sequence of steps will be utilized for PRE-
OPERATIONAL TEST checkout of an installed TEST SOLID-STATE
CIRCUIT BREAKER.
12. Set all switches on the SYSTEM TEST ASSEMBLY to OPEN or
DISABLED position.
13. Make certain that ALL CAPACITOR BANKS have had ample time to
discharge.
14. Install a TEST BREAKER on the SSCB MOUNTING PANEL as outlined
in Section C.3. Reconnect an external voltmeter, for
measuring the main dc power supply voltage input to the
Test Breaker, between front panel Terminals E501 (+270 Vdc)
and E503 (270 Vdc COMMON). MAKE CERTAIN THAT LEAD CONNECTIONS
BETWEEN THE TEST BREAKER AND THE FRONT PANEL CONNECTION
TERMINALS ARE CORRECT; INCORRECT CONNECTION COULD RESULT IN
SEVERE DAMAGE TO THE TEST BREAKER.
15. In the event that it is desirable to use the external 0 to
50 A dc ammeter in series with the load output of the Test
Breaker, this may be accomplished by connecting the +270 Vdc
OUTPUT LEAD from the TEST BREAKER to the positive ammeter
terminal. The negative terminal of the ammeter can now be
connected to the front panel Terminal E502. Make certain
that all connections are secure and well insulated from each
other. WARNING: Meter is at +270 V.
16. Connect the leads corresponding to R509 shunt output (from
Connector J503) to the differential input of an oscilloscope.
Set the oscilloscope vertical gain to 20 mV/cm.
17. Set the following switches as indicated--
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SSCB Bypass-Load Group 1
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 OPEN
18. In preparation for energizing the system, operate the following
switches as indicated--
12 Vdc Power Switch S506 CLOSED
115 Vac Power Switch S505 CLOSED
Auxiliary Capacitor Bank Switch S514 CLOSED
One individual load from Load Group 1 will now be selected
for initial SSCB test--
Group 1 Load Select Switch S301 CLOSED
19. ENERGIZE MAIN DC POWER SUPPLIES. CAREFULLY INCREASE OUTPUT
VOLTAGE TO APPROXIMATELY 170 VDC.
20. CLOSE the CLOSE COMMAND SWITCH S507. A load current appro-
priate to the load selected should be read through Shunt
R509 and the auxiliary 0 to 50 A ammeter, if used. Open
the Test Breaker by depressing MANUAL OPEN COMMAND SWITCH
S508. Indicated load current should cease.
21. CAREFULLY INCREASE MAIN DC POWER SUPPLY VOLTAGE TO APPROX-
IMATELY 200 V.
22. OPEN SWITCH S301.
23. CLOSE the MANUAL CLOSE COMMAND SWITCH S507. There should be
no indicated load current. CLOSE SWITCH S301. Load current
should be indicated, appropriate to the individual load
selected by Switch S301.
24. OPEN SWITCH S301. Indicated load current should drop to
zero. This test is to verify the existence of CONTINUOUS
GATE applied to SCR1 of the Test Breaker.
25. CLOSE SWITCH S301. The load should be again indicated as
before. OPEN the TEST BREAKER by depressing MANUAL OPEN
COMMAND SWITCH S508.
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Switch S502 OPEN
26. DEENERGIZE MAIN DC POWER SUPPLIES.
27. CLOSE GROUP 1 LOAD SELECT SWITCHES S301 through S307, to
provide a load of approximately 10 A at 243 V.
28. ENERGIZE MAIN DC POWER SUPPLIES. CAREFULLY INCREASE OUTPUT
VOLTAGE TO APPROXIMATELY 243 V.
29. CLOSE MANUAL CLOSE COMMAND SWITCH S507. The Test Breaker
should close, with a load current of approximately 10 A
indicated. OPEN THE TEST BREAKER BY DEPRESSING MANUAL OPEN
COMMAND SWITCH S508. Indicated load current should cease.
30. CLOSE ADDITIONAL GROUP 1 LOAD SELECT SWITCHES S301 through
S307 to provide approximately 18-A load at 243 V. Use the
S301 through S307 load calibration tables prepared in Section
F, for determining desired S301 through S307 loads.
31. CLOSE MANUAL CLOSE COMMAND SWITCH S507. DO NOT RETURN THIS
MANUAL CLOSE COMMAND SWITCH TO THE OPEN POSITION. The TEST
BREAKER should trip at an I't rate, as determined by the
load and by the number of reclosure cycles preset within
the TEST BREAKER. The TEST BREAKER should remain open at
the end of this recycle sequence.
32. DEENERGIZE THE MAIN DC POWER SUPPLIES. This completes the
initial checkout of the TEST BREAKER prior to actual
operational tests.
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PART II
OPERATIONAL TEST PROCEDURE
1.0 INITIAL CONDITIONS FOR ALL TESTS, LIFE TESTS EXCLUDED
1.1 Set all switches, disconnects, and manual circuit breakers
in OPEN or DISABLED position. Connect TEST SOLID-STATE
CIRCUIT BREAKER as outlined in PART I, Paragraphs F.11
through F.15.
1.2 Set the following switches to the indicated positions--
12 Vdc Power Switch S506 CLOSED
115 Vac Power Switch S505 CLOSED
1.3 Calibrate the TRIP TIME INDICATOR integration circuit by
injecting a pulse of at least +10 V amplitude and lengths
of 50, 75, and 100 ms into Terminals Ell and El2 located
on the front panel of the SYSTEM TEST ASSEMBLY. (Refer
to figure 53). Record the voltage output of the in-
tegrator (OUTPUT TERMINAL "P", CONNECTOR J502) with
a digital voltmeter. Fifty milliseconds should provide
a nominal 2.5-V output. A nominal 5.0 V output should
be provided by 100 ms.
1.4 Deenergize 115 Vac POWER SWITCH S505.
Note: Paragraphs 1.2, 1.3, 1.4 above should be omitted
if no DATA ACQUISITION SYSTEM is used to record
data during life tests. Switch S506 (12 VDC POWER)
can be placed in CLOSED position throughout
remainder of testing.
2.0 VOLTAGE DROP TEST
2.1 Set the following switches as indicated:
SSCB Bypass-Load Group 1 Switch S505 CLOSED
SSCB Bypass-Load Group 2 Switch S501 CLOSED
SSCB Connect-Load Group 1 Switch S504 OPEN
SSCB Connect-Load Group 2 Switch S503 OPEN
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CAUTION: OPERATE THESE ABOVE LOAD GROUP SELECT SWITCHES
ONLY WHEN THE MAIN DC POWER SUPPLIES ARE DE-
ENERGIZED. NO FURTHER REFERENCE TO THIS PRE-
CAUTION WILL BE MADE THROUGHOUT THIS TEST
PROCEDURE.
2°2 Connect a differential dc voltmeter input to the current
shunt output (R509) using the auxiliary test cable
provided. Use the table provided for conversion of
voltage readings to current values.
2.3 Connect the dc voltmeter between E501 and E503 to measure
dc input voltage to the Test Breaker. Set voltmeter on
appropriate range for measuring 270 Vdco
2.4 Connect a differential dc voltmeter between E501 and
E502 for measuring voltage drop across the Test Breaker.
WARNING: These terminals will both be at 270-Vdc
potential. An instrument with at least 300-V common
mode capability must be utilized.
2.5 Switch S513 Auxiliary Circuit Breaker ON
Switch S505 AC Power ON
The System Test Equipment should be energized.
Switch Main dc Power Supplies OFF
Carefully increase the dc main power voltage to 270-Vdco
2.6 Close GROUP 1 and GROUP 2 LOAD SELECT SWITCHES (S301
through S307 and S401 through S406, respectively) until
a load current of approximately 15 A is obtained.
2.7 Switch Main dc Power Supplies OFF
Allow the 270-V main dc bus voltage to decay.
Switch S502 SSCB Bypass-Load Group 1 OPEN
Switch S501 SSCB Bypass-Load Group 2 OPEN
Switch S504 SSCB Connect-Load Group 1 CLOSED
Switch S503 SSCB Connect-Load Group 2 CLOSED
2.8 ENERGIZE THE MAIN DC POWER SUPPLIES. CAREFULLY INCREASE
THE OUTPUT VOLTAGE TO 270 V.
2.9 CLOSE the MANUAL CLOSE COMMAND SWITCH S507. Verify that
the TEST BREAKER has closed by observing load current.
Readjust MAIN DC POWER SUPPLY VOLTAGE slightly to obtain
15-A load current.
2.10 Measure voltage drop between front panel Terminals E501
and E502. Record this forward voltage drop across TEST
BREAKER.
128
2.11 OPEN the Test Breaker by depressing MANUAL OPEN COMMAND
SWITCH S508. Verify that the Test Breaker has opened by
observing load current. -
2.12 DEENERGIZE MAIN DC POWER SUPPLIES. After all capacitors
have discharged, disconnect test equipment defined in
Paragraph 2.4 above.
3.0 I2 t TRIP TEST (TEST BREAKER SHOULD BE SET FOR 45-A ULTIMATE
TRIP)
3.1 INITIAL CONDITIONS: All switches in OPEN or DISABLED
position. MAIN DC POWER SUPPLIES DEENERGIZED. Set the
following switches as indicated--
12 Vdc Power Switch S506 CLOSED
115 Vac Power Switch S505 CLOSED
SSCB Bypass-Load Group 1 Switch S502 CLOSED
SSCB Bypass-Load Group 2 Switch S501 CLOSED
SSCB Connect-Load
Group 1 Switch S504 OPEN
SSCB Connect-Load
Group 2 Switch S503 OPEN
3.2 REENERGIZE MAIN DC POWER SUPPLIES. Carefully increase
the MAIN DC voltage to 270-V.
3.2.1 Maintaining input voltage at 270Vdc, select Group 1 and
Group 2 loads (Switches S301 through S307 and S401
through S406, respectively) to obtain a load current
of 18 A. Make certain that TRANSIENT LOAD SWITCHES S407
and S408 are in the OPEN position.
3.2.2 DEENERGIZE MAIN DC POWER SUPPLIES.
3.3 Remove R509 SHUNT OUTPUT from the differential voltmeter
and reconnect these leads to the differential input of
the oscilloscope. Set oscilloscope controls as follows--
Vertical 20 mV/cm
Horizontal 10 ms/cm
Trigger Internal
Sweep Mode Single Sweep
Prepare to photograph current waveform.
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3.4 Set the following switches as indicated--
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 CLOSED
3.5 REENERGIZE MAIN DC POWER SUPPLIES. Carefully increase
the MAIN DC output voltage to 270 V, and ascertain that
both supplies have stabilized with respect to current.
CLOSE TEST BREAKER by CLOSING the MANUAL CLOSE COMMAND
SWITCH S507. DO NOT RETURN THIS SWITCH TO OPEN (DOWN-
WARD) POSITION. The TEST BREAKER should close and
automatically reopen, repeating this sequence depending
on the number of recycle closures as set within the
TEST BREAKER. Photograph waveform. Record data. DE-
ENERGIZE THE MAIN DC POWER SUPPLIES. Return SWITCH S507
to DOWNWARD position.
3.6 Prepare for I2t TRIP TEST, 243-V input, 35-A load current,
as follows.
3.6.1 Set following switches as indicated--
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 CLOSED
Manual Close Command Switch S507 DOWNWARD
(DISABLED)
Make certain that TRANSIENT LOAD SWITCHES S407 and S408
are in OPEN position.
3.6.2 Using LOAD BANK CALIBRATION data as obtained in Part 1,
Section F, operate GROUP 1 and GROUP 2 LOAD SELECT
SWITCHES S301 through S307 and S401 through S406 to
obtain a 35-A load for 243-V input.
3.7 Set oscilloscope controls as follow for current measurement:
Vertical 50 mV/cm
Horizontal 1.0 ms/cm
Trigger Internal
Sweep Mode Repetitive
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3.8 REENERGIZE MAIN DC POWER SUPPLIES. CAREFULLY INCREASE
MAIN DC VOLTAGE to 423 V.
3.9 Observing oscilloscope waveform, CLOSE the MANUAL CLOSE
COMMAND SWITCH S507. DO NOT RETURN THIS SWITCH TO THE
DOWNWARD POSITION. Test Breaker should close and open
automatically as outlined in Paragraph 3.5. Ascertain
transient load current of 35 A as observed on the oscil-
loscope. Following the complete sequence of recycles,
return SWITCH S507 to the DOWNWARD (DISABLED) position.
If necessary, readjust load by operating GROUP 1 and
GROUP 2 LOAD SELECT SWITCHES (S301 through S307 and S401
through S406, respectively) to provide a 35 A transient
load.
3.9.1 Reset OSCILLOSCOPE SWEEP MODE for SINGLE SWEEP. Prepare
to photograph waveform.
3.9.2 RECLOSE the MANUAL CLOSE COMMAND SWITCH S507. DO NOT
RETURN THIS SWITCH TO THE DOWNWARD POSITION. Photograph
waveform. Record data.
3.9.3 Return MANUAL CLOSE COMMAND SWITCH S507 to DOWNWARD position.
3.10 Prepare to record recycle data as follows.
3.10.1 Change oscilloscope sweep rate to 50 ms/cm. Prepare to
photograph waveform.
3.10.2 CLOSE the MANUAL CLOSE COMMAND SWITCH S507. DO NOT RETURN
THIS SWITCH TO DOWNWARD POSITION. Photograph waveform.
Record data.
3.11 DEENERGIZE MAIN DC POWER SUPPLIES. Return SWITCH S507
to DOWNWARD (DISABLED) position.
4.0 TRANSIENT NO-TRIP TEST (Note: This test is not a
contractual obligation.)
4.1 Set initial conditions as defined in Paragraph 3.1 with
the following exceptions--
SSCB Bypass-Load Group7l Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 CLOSED
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4.2 Set oscilloscope controls as follows--
Vertical 50 mV/cm
Horizontal 100 ms/cm
Sweep Mode Single Trace
Trigger External
Connect oscilloscope EXTERNAL TRIGGER INPUT to CLOSE
COMMAND terminals E504 and E505, with E504 (CLOSE COMMAND
RETURN) connected to oscilloscope ground.
4.3 Using the load bank claibration data obtained in Part I,
Section F, operate GROUP 1 LOAD SELECT SWITCHES (S301
through S307) to select a load current of approximately
10 A at 243 V. ALL GROUP 2 LOAD SELECT SWITCHES S401
through S406 SHOULD BE IN OPEN POSITION. CLOSE TRANSIENT
LOAD SWITCH S407. Maintain TRANSIENT LOAD SWITCH S408
in OPEN position.
4.4 Set oscilloscope to trigger from the CLOSE COMMAND signal.
Prepare to photograph waveform.
4.5 CLOSE the CLOSE COMMAND SWITCH S507. Photograph waveform.
TEST BREAKER should close and remain closed. Record data.
4.6 OPEN the Test Breaker by depressing MANUAL OPEN COMMAND
SWITCH S508.
4.7 INCREASE MAIN DC POWER SUPPLY VOLTAGE TO 270 V. Repeat
steps outlined in Paragraphs 4.4 through 4.6, photographing
the waveform, and recording data.
4.8 DEENERGIZE THE MAIN DC POWER SUPPLIES.
5.0 ULTIMATE TRIP TEST - Prepare for ULTIMATE TRIP TEST, 243 V,
45 A, as follows.
5.1 Set all switches in OPEN or DISABLED position, with MAIN
DC POWER SUPPLIES DEENERGIZEDo Set the following switches
as indicated--
12 Vdc Power Switch S506 CLOSED
115 Vac Power Switch S505 CLOSED
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
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SSCB Connect-Load Group 1 Switch S504
SSCB Connect-Load Group 2 Switch S503 CLOSED
In addition, set oscilloscope controls as follows--
Vertical 50 mV/cm
Horizontal 100 Ps/cm
Trigger Internal
Sweep Mode Single Sweep
5.2 Using LOAD BANK CALIBRATION DATA as obtained in Part I,
Section F, operate GROUP 1 and GROUP 2 LOAD SELECT SWITCHES
(S301 through S307 and S401 through S406, respectively) for
a load current of approximately 25 A at 243 V. Now CLOSE
TRANSIENT LOAD SWITCHES S407 and S408.
5.3 ENERGIZE MAIN DC POWER SUPPLIES. Carefully increase output
voltage to 243 V. Prepare to photograph oscilloscope
waveform.
5.4 CLOSE the MANUAL CLOSE COMMAND SWITCH S507. DO NOT
RETURN THIS SWITCH TO THE DOWNWARD (DISABLED) POSITION.
Photograph waveform. Record data.
DEENERGIZE MAIN DC POWER SUPPLIES. Return SWITCH S507
to DOWNWARD (DISABLED) position.
5.5 Prepare for ULTIMATE TRIP TEST, 18-A, 297-V, as follows.
WARNING: Allow all capacitors, including the commutation
capacitor within the TEST BREAKER to COMPLETELY DEENERGIZE
as a safety precaution and as a precaution to prevent
accidental damage to INTERNAL COMPONENTS OF THE Test
Breaker. For +25°C temperature, as least 10 min is
recommended for this purpose.
5.5.1 Readjust Test Breaker for 18-A ultimate trip setting. This
is accomplished by removing the Test Breaker cover and
transferring the jumper that exists between Terminals E325
and E306 (located on the LOGIC BOARD) to run instead from
Terminal E325 to Terminal E303. Insure that NO SOLDER OR
OTHER DEBRIS is dropped onto circuit boards or other com-
ponents, or into the breaker cover. Clean off all solder
flux with an alcohol moistened swab.
5.5.2 Make careful visual inspection of Test Breaker to insure
that the conditions of Paragraph 5.5.1, above, are satis-
fied. Replace cover.
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CLOSED
5.6 Set up oscilloscope controls as follows.
Vertical 20 mV/cm
Horizontal 20 Ps/cm
Trigger Internal
Sweep Mode Single Sweep
5.7 Establish initial conditions as defined in Paragraph 5.1
for all switch settings. Utilizing LOAD BANK CALIBRATION
DATA as obtained in Part I, Section F, operate GROUP 1
LOAD SELECT SWITCHES S301 through S307 for approximately
10-A load at 297 V. CLOSE TRANSIENT LOAD SWITCHES S407
and S408. Prepare to photograph waveform.
5.8 ENERGIZE MAIN DC POWER SUPPLIES. Carefully adjust output
voltage to 297 Vdc. CLOSE the TEST BREAKER by CLOSING
the MANUAL CLOSE COMMAND SWITCH S507. DO NOT RETURN THIS
SWITCH TO THE DOWNWARD (DISABLED) POSITION. The TEST
BREAKER should close and open automatically, with number
of recycles determined by internal setting within the
Test Breaker. Photograph waveform. Record data.
5.9 Return MANUAL CLOSE COMMAND SWITCH S507 to DOWNWARD
position. Change oscilloscope sweep rate to 50 ms/cm.
Prepare to photograph recycle data.
5.10 Repeat steps outlined in Paragraph 5.8 above to record
recycle data. Photograph waveform. Record data.
5.11 DEENERGIZE THE MAIN DC POWER SUPPLIES.
5.12 Following the procedures outlined in Paragraphs 5.5, 5.5.1,
and 5.5.2 above, reset TEST BREAKER for 45 ampere ultimate
trip.
(Nine Sample Data Sheets, as used in the test program, are
omitted from this report.)
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PART III
OVERVOLTAGE TRANSIENT TEST PROCEDURE
6.0 Install TEST BREAKER as outlined in Part I, Paragraphs
F.11 through F.15, with the following exception: Connect.
the 5 INPUT COMMAND LEADS to the TEST BREAKER together
Insulate this connection and position this cable away
from the 3 POWER LEADS to the TEST BREAKER. Refer to
color code and wire size listed in Part I, Paragraph C.3
for identification of these cables.
6.1 Set the following switches as indicated--
Auxiliary Capacitor Bank Switch S514 OPEN
12 Vdc Power Switch S506 CLOSED
115 Vac Power Switch S505 CLOSED
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 CLOSED
SSCB Connect-Load-Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 OPEN
6.2 Referring to the LOAD BANK CALIBRATION DATA obtained in
Part I, Section F, operate GROUP 1 LOAD SELECT SWITCHES
S301 through S307 to provide a load of approximately 10 A
at 270 V.
6.3 In the same manner as outlined in Paragraph 6.2 above,
operate GROUP 2 LOAD SELECT SWITCHES S401 through S406
to provide a second load of approximately 10 A at 270 V.
GROUP 2 loads are now applied across the INPUT 270 Vdc to
the TEST BREAKER, while GROUP 1 loads are now applied to
the TEST BREAKER OUTPUT.
6.4 Use a 0 to 50 A dc ammeter for TEST BREAKER load current
monitoring, as described in Part I, Paragraph F.15.
6.5 Energize the 150-Vdc auxiliary power supply, setting the
output voltage to 150 V.
6.6 ENERGIZE THE MAIN DC POWER SUPPLIES. Carefully adjust
the output voltage to 270 V.
6.7 Set TRANSIENT ENABLE SWITCH S201 to the RIGHT-HAND (FIRE)
position. The TEST BREAKER should remain open, as verified
by monitoring of the load current on the dc ammeter.
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6.8 DEENERGIZE THE MAIN DC POWER SUPPLIES.
6.9 Return TRANSIENT ENABLE SWITCH S201 to the LEFT-HAND
(DISABLED) position. Deenergize the auxiliary 150-Vdc
power supply.
6.10 Referring to Paragraph 6.0, connect these five TEST
BREAKER INPUT COMMAND LEADS to System Test Assembly front
panel Terminals E504 through E508 as described in Part I,
Paragraph C.3.
6.11 Set the following switches as indicated--
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 OPEN
This now removes GROUP 2 loads from the TEST BREAKER
INPUT, and leaves GROUP 1 loads connected to the TEST
BREAKER OUTPUT. Return all GROUP 2 LOAD SELECT SWITCHES
S401 through S406 to OPEN position.
6.12 Energize the 150-Vdc auxiliary power supply. Set the
output voltage to 150 V.
6.13 ENERGIZE THE MAIN DC POWER SUPPLIES. Carefully adjust
the output voltage to 210 V.
6.14 CLOSE TEST BREAKER by CLOSING the MANUAL CLOSE COMMAND
SWITCH S507. Verify the TEST BREAKER to be closed by
observing load current indication on the dc ammeter.
6.15 Set TRANSIENT ENABLE SWITCH S201 to RIGHT-HAND (FIRE)
position. The TEST BREAKER should either remain closed
without commutation, or remain closed after one single
commutation, as determined by the RECYCLE COUNT setting
within the Test Breaker.
6.16 OPEN the TEST BREAKER by depressing the MANUAL OPEN
COMMAND SWITCH S508.
6.17 DEENERGIZE THE MAIN DC POWER SUPPLIES.
6.18 Deenergize the auxiliary 150-Vdc power supply.
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PART IV
THERMAL TEST PROCEDURE
7.0 With all switches in OPEN or DISABLED position, install
TEST BREAKER in an appropriate temperature chamber
Carefully remove Test Breaker cover. Referring to Part I,
Paragraph C.3, connect TEST BREAKER to the System Test
Assembly.
7.1 Adjust thermal chamber temperature to +25°C and allow 1
hr for stabilization. Record the temperature.
7.2 Refer to Part II, Paragraph 1.0 through 5.12, OPERATIONAL
TEST PROCEDURE. Portions of this test procedure will be
used during thermal tests.
7.3 Perform a voltage drop test at 15 A, 270 Vdc, in accordance
with Part II, Paragraphs 2.0 through 2.12.
7.4 Perform an I2t TRIP TEST at 18 A, 270 Vdc, in accordance
with Part II, Paragraphs, 3.0 through 3.5.
7.5 Perform an I2 t TRIP TEST at 35 A, 243 Vdc, in accordance
with Part II, Paragraphs 3.6 through 3.11.
7.6 Perform an ULTIMATE TRIP TEST at 45 A, 243 Vdc, in
accordance with Part II, Paragraph 5.0 through 5.4. Test
Breaker ULTIMATE TRIP setting must be at 45 A.
7.7 Repeat steps outlined in Paragraphs 7.1 through 7.6, above,
at +50°C.
7.8 Repeat steps outlined in Paragraphs 7.1 through 7.6, above,
at 0°C.
7.9 Repeat steps outlined in Paragraphs 7.1 through 7.6, above,
at +100°C.
9.10 Repeat steps outlined in Paragraphs 7.1 through 7.6, above,
at -45°C.
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PART V
LIFE TEST PROCEDURE
8.0 Install TEST BREAKER in appropriate thermal chamber as
outlined in Part IV, Paragraph 7.0.
8.1 Stabilize chamber temperature at 0°C, +25°C, or +50°C,
as desired, in the same manner as for Part IV, Paragraph
7.1.
8.2 Set the following switches as indicated--
12 Vdc Power Switch S506 CLOSED
115 Vac Power Switch S505 CLOSED
SSCB Bypass-Load Group 1 Switch S502 OPEN
SSCB Bypass-Load Group 2 Switch S501 OPEN
SSCB Connect-Load Group 1 Switch S504 CLOSED
SSCB Connect-Load Group 2 Switch S503 OPEN
Life Cycle Select Switch S509 100 Cycles
All other switches should be in OPEN or DISABLED position.
8.3 Referring to LOAD BANK CALIBRATION DATA as obtained in
Part I, Section F, set GROUP 1 LOAD SELECT SWITCHES S301
through S307 to obtain a load current of 15 A at 270 Vdc.
Select one GROUP 2 load (SWITCHES S401 through S406) for
a second load of approximately 3.0 A at:270 Vdc.
8.4 Refer to Part I, Sections C and D for descriptions of
life test operation.
8.5 Refer to Part II, Paragraphs 1.0 through 5.12, OPERATIONAL
TEST PROCEDURE. Portions of this test procedure will be
used during life tests.
8.6 ENERGIZE MAIN DC POWER SUPPLIES. Carefully adjust output
voltage to 270 Vdc.
8.7 Set AUTO CYCLE ENABLE SWITCH S510 to UPWARD (ENABLE)
position. After a brief period, the TEST BREAKER should
close, as indicated by load current monitioring. The
LIFE TEST CYCLE should begin, as described in Part I
Paragraphs C.4 and D.8.
8.8 Following ten cycles of operation, set AUTO CYCLE ENABLE
SWITCH S510 to DISABLED (DOWNWARD) position.
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Perform the following operational tests:
8.9.1 VOLTAGE DROP TEST in accordance with Part II, Paragraphs
2.0 through 2.12.
8.9.2 I2 t TEST at 18 A in accordance with Part II, Paragraphs
3.0 through 3.5.
8.9.3 ULTIMATE TRIP TEST at 45 A in accordance with Part II,
Paragraphs 5.0 through 5.4. The internal TRIP SETTING
of the TEST BREAKER must be at 45 A.
8.10 Restore conditions as outlined in Paragraphs 8.1 through
8.7. Continue life cycle operation until a total of
100 cycles of operation is attained.
8.11 Using the procedures outlined in Paragraphs 8.1 through
8.10, conduct life test for 1000 cycles of operation,
performing operational tests outlined in Paragraph
8.10 above at the successive intervals:
8.11.1 Following 10 cycles of operation.
8.11.2 Following 100 cycles of operation.
8.11.3 Following 200 cycles of operation.
8.11.4 Following 500 cycles of operation.
8.11.5 Following 1000 cycles of operation.
8.12 After life tests have been completed, DEENERGIZE MAIN
DC POWER SUPPLIES. Return all switches to OPEN or
DISABLED positions.
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